

[illegible][illegible]

```

XX      XX  FFFFFFFF DDDDDDDD RRRRRRRR  I I I I I  VV      VV  EEEEEEEEE E RRRRRRRR
XX      XX  FFFFFFFF DDDDDDDD RRRRRRRR  I I I I I  VV      VV  EEEEEEEEE E RRRRRRRR
XX      XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
XX      XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
  XX  XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
    XX  XX  FFFFFFFF DDDDDDDD RRRRRRRR  I I      I I  EE      EE  RR      RR
    XX  XX  FFFFFFFF DDDDDDDD RRRRRRRR  I I      I I  EE      EE  RR      RR
  XX  XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
  XX  XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
XX      XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
XX      XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR
XX      XX  FF      DD      DD  RR      RR  I I      I I  EE      EE  RR      RR

```

```

LL      I I I I I  SSSSSSSS
LL      I I I I I  SSSSSSSS
LL      I I      SS
LL      I I      SS
LL      I I      SS
LL      I I      SS
LL      I I      SSSSSS
LL      I I      SSSSSS
LL      I I      SS
LL      I I      SS
LL      I I      SS
LL      I I      SS
LLLLLLLLLL I I I I I  SSSSSSSS
LLLLLLLLLL I I I I I  SSSSSSSS

```

(2)	60	DECLARATIONS
(3)	348	LOAD_MICROCODE - Load microcode FDT routine
(4)	516	STARTDATA_FDT - Start Data FDT routine
(5)	710	LOCK_BFR - Lock a buffer into memory
(6)	787	STARTIO - Entry point to start I/O
(7)	940	INTERRUPT_SVC - Interrupt service routine
(8)	1043	HANDLE_INT - Handle the interrupt
(9)	1202	ABORT_INT - Handle abort interrupts
(10)	1338	QUEUE_PKT_AST - Queue packet AST
(11)	1458	CANCEL_IO - Cancel I/O routine
(12)	1523	REGDUMP - Register Dump Routine
(13)	1596	UNIT_INIT - Unit initialization


```
0000 1 .TITLE XFDRIVER - DR32 DRIVER
0000 2 .IDENT 'V04-000'
0000 3
0000 4
0000 5 *****
0000 6
0000 7 *
0000 8 * COPYRIGHT (c) 1978, 1980, 1982, 1984 BY
0000 9 * DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.
0000 10 * ALL RIGHTS RESERVED.
0000 11 *
0000 12 * THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED
0000 13 * ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE
0000 14 * INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER
0000 15 * COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000 16 * OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000 17 * TRANSFERRED.
0000 18 *
0000 19 * THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
0000 20 * AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
0000 21 * CORPORATION.
0000 22 *
0000 23 * DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000 24 * SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000 25 *
0000 26 *****
0000 27
0000 28
0000 29 ++
0000 30 FACILITY: EXECUTIVE, I/O DRIVERS
0000 31
0000 32 ABSTRACT:
0000 33 THIS MODULE IS THE DRIVER FOR THE DR32.
0000 34
0000 35 ENVIRONMENT: KERNEL MODE, NON-PAGED
0000 36
0000 37 AUTHOR: STEVE BECKHARDT, CREATION DATE: 23-FEB-1979
0000 38
0000 39 MODIFIED BY:
0000 40
0000 41 V03-002 TCM0002 Trudy C. Matthews 29-Feb-1983
0000 42 Update CPUDISP that determines if this is a DR780 or a
0000 43 DR750 to work on an 11/790 (take the DR780 path).
0000 44
0000 45 V03-001 EAD0068 Elliott A. Drayton 01-Jul-1982
0000 46 Add code to prevent race condition with HALT bit.
0000 47
0000 48 V02-012 TCM0001 Trudy C. Matthews 31-Jul-1981
0000 49 Change all '7ZZ's to '730's.
0000 50
0000 51 V02-011 EAD0011 Elliott A. Drayton 13-Feb-1981
0000 52 Add code to raise and lower IPL to prevent
0000 53 race condition.
0000 54
0000 55 V02-010 SRB0006 Steve Beckhardt 17-Sep-1979
0000 56 Modified the driver to support the DR750.
0000 57
```

XFDRIVER
V04-000

- DR32 DRIVER

G 15

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 2
(1)

0000 58 ;--

```
0000 60 .SBTTL DECLARATIONS
0000 61 :
0000 62 : INCLUDE FILES:
0000 63 :
0000 64 $ACBDEF : AST CONTROL BLOCK OFFSETS
0000 65 $ADPDEF : ADP OFFSETS
0000 66 $CRBDEF : CRB OFFSETS
0000 67 $DCDEF : DEVICE CLASSES AND TYPES
0000 68 $DDBDEF : DDB OFFSETS
0000 69 $DPTDEF : DRIVER PROLOGUE TABLE DEFINITIONS
0000 70 $DYNDEF : STRUCTURE TYPE CODE DEFINITIONS
0000 71 $EMBDEF : EMB OFFSETS
0000 72 $FKBDEF : FKB OFFSETS
0000 73 $IDBDEF : IDB OFFSETS
0000 74 $IPLDEF : IPL DEFINITIONS
0000 75 $IODEF : I/O FUNCTION CODES
0000 76 $IRPDEF : IRP OFFSETS
0000 77 $IRPEDEF : IRPE OFFSETS
0000 78 $PCBDEF : PCB OFFSETS
0000 79 $PRDEF : PROCESSOR REGISTER DEFINITIONS
0000 80 $PRIDEF : PRIORITY INCREMENT CLASS DEFINITIONS
0000 81 $PRTDEF : PROTECTION CODE DEFINITIONS
0000 82 $PTEDEF : PTE DEFINITIONS
0000 83 $SSDEF : SYSTEM STATUS VALUES
0000 84 $UCBDEF : UCB OFFSETS
0000 85 $VADEF : VIRTUAL ADDRESS FIELD DEFINITIONS
0000 86 $VECDEF : INTERRUPT DISPATCH VECTOR OFFSETS
0000 87 $XFDEF : DR32 DEFINITIONS
0000 88 :
0000 89 :
0000 90 : MACROS:
0000 91 :
0000 92 :
0000 93 :
0000 94 : EQUATED SYMBOLS:
0000 95 :
0000 96 :
0000 97 :
0000 98 : QIO ARGUMENT LIST OFFSETS
0000 99 :
0000 100 :
00000000 0000 101 P1=0 : 1ST FUNCTION DEPENDENT PARAMETER
00000004 0000 102 P2=4 : 2ND " " "
00000008 0000 103 P3=8 : 3RD " " "
0000 104 :
0000 105 :
0000 106 : MISC. DEFINITIONS
0000 107 :
0000 108 :
000000FB 0000 109 DR780_MAXRATE=251 : MAXIMUM DATA RATE VALUE FOR DR780
000000FC 0000 110 DR750_MAXRATE=252 : MAXIMUM DATA RATE VALUE FOR DR750
00000040 0000 111 :
00000044 0000 112 IRP$L_PKTASTADR=IRP$L_ABCNT : OFFSET OF PACKET AST ADDRESS IN IRP
0000003C 0000 113 IRP$L_PKTASTPRM=IRP$L_OBCNT : OFFSET OF PACKET AST PARAMETER
0000003D 0000 114 IRP$B_RATE=IRP$L_IOST2 : OFFSET OF DATA RATE
0000003D 0000 115 IRP$B_FLAGS=IRP$L_IOST2+1 : OFFSET OF COMMAND TABLE FLAGS
0000 116
```



```
00000044 0000 117 IRPESL_CBLKADR=IRPESL_BCNT2+4      ; OFFSET OF COMMAND BLOCK ADDRESS
00000048 0000 118 IRPESL_BBLKADR=IRPESL_BCNT2+8      ; OFFSET OF BUFFER BLOCK ADDRESS
0000 119
0000 120 ;
0000 121 ; DR32 DEVICE REGISTER DEFINITIONS
0000 122 ;
0000 123
0000 124 $DEFINI DR
0000 125 $DEF DR_DCR .BLKL 1 ; DR32 CONTROL REGISTER
0004 126 _VIELD DR_DCR,0,<-
0004 127 <ADPTYP,,8>,- ; ADAPTER TYPE
0004 128 <ID2ERR,,M>,- ; ID2 ERROR
0004 129 <ID2TOC,,M>,- ; ID2 TIMEOUT CAUSE
0004 130 <ID2TO,,M>,- ; ID2 TIMEOUT
0004 131 <STALL,,M>,- ; DDI STALL
0004 132 <ID1ERR,,M>,- ; ID1 ERROR
0004 133 <ID1TOC,,M>,- ; ID1 TIMEOUT CAUSE
0004 134 <ID1TO,,M>,- ; ID1 TIMEOUT
0004 135 <RDS,,M>,- ; READ DATA SUBSTITUTE
0004 136 <CRD,,M>,- ; CORRECTED READ DATA
0004 137 <DCRHLT,,M>,- ; DCR HALT
0004 138 <DCRABT,,M>,- ; DCR ABORT INTERRUPT
0004 139 <PKTINT,,M>,- ; PACKET INTERRUPT
0004 140 <INTENB,,M>,- ; INTERRUPT ENABLE
0004 141 <,1>,- ; RESERVED
0004 142 <PWR_UP,,M>,- ; ADAPTER POWER UP
0004 143 <PWR_DN,,M>,- ; ADAPTER POWER DOWN
0004 144 <EXTABT,,M>,- ; EXTERNAL ABORT
0004 145 - ; NOTE: THE NEXT 7 BITS ARE USED BY
0004 146 - ; DR750 ONLY. THE DR780 HAS THESE BITS
0004 147 - ; IN THE DR UTL REGISTER.
0004 148 <FCIPE,,M>,- ; FORCE CONTROL INTERCONNECT PARITY ERR.
0004 149 <FDIPE,,M>,- ; FORCE DATA INTERCONNECT PARITY ERROR
0004 150 <ENPEAB,,M>,- ; ENABLE D.I. PARITY ERROR ABORT
0004 151 <WCSPE,,M>,- ; WCS PARITY ERROR
0004 152 <CIPE,,M>,- ; CONTROL INTERCONNECT PARITY ERROR
0004 153 <DIPE,,M>,- ; DATA INTERCONNECT PARITY ERROR
0004 154 <PARERR,,M>,- ; PARITY ERROR (OR OF LAST 3 BITS)
0004 155 >
0004 156
0004 157 ; DCR CONTROL FIELD A CODES (USED WHEN WRITING TO DCR)
0004 158
00000100 0004 159 DCR_K_CLRPWRUP=*X100 ; CLEAR POWER UP
00000200 0004 160 DCR_K_CLRPWRDN=*X200 ; CLEAR POWER DOWN
00000400 0004 161 DCR_K_CLRABTINT=*X400 ; CLEAR ABORT INTERRUPT
00000500 0004 162 DCR_K CLRINTENB=*X500 ; CLEAR INTERRUPT ENABLE
00000600 0004 163 DCR_K_SETINTENB=*X600 ; SET INTERRUPT ENABLE
00000700 0004 164 DCR_K CLRHLT=*X700 ; CLEAR HALT
0004 165
0004 166 ; DCR CONTROL FIELD B CODES (USED WHEN WRITING TO DCR)
0004 167
00001000 0004 168 DCR_K CLRCRD=*X1000 ; CLEAR CRD
00002000 0004 169 DCR_K SETEXTABT=*X2000 ; SET EXTERNAL ABORT
00003000 0004 170 DCR_K CLRPKTINT=*X3000 ; CLEAR PACKET INTERRUPT
00004000 0004 171 DCR_K RESET=*X4000 ; RESET
00005000 0004 172 DCR_K SETOSQTST=*X5000 ; SET OSEQ TEST
00006000 0004 173 DCR_K CLROSQTST=*X6000 ; CLEAR OSEQ TEST
```

```
0004 174
0004 175 $DEF DR_UTL .BLKL 1 ; UTILITY REGISTER
0008 176 _VIELD DR_UTL,0,<-
0008 177 <RATE,8>,- ; DATA RATE
0008 178 <,3>,- ; RESERVED
0008 179 <VALID,,M>,- ; WCS VALID
0008 180 <,13>,- ; RESERVED
0008 181 - ; NOTE: THE NEXT 7 BITS ARE USED BY
0008 182 - ; DR780 ONLY. THE DR750 HAS THESE BITS
0008 183 - ; IN THE DR DCR REGISTER.
0008 184 <FCIPE,,M>,- ; FORCE CONTROL INTERCONNECT PARITY ERR.
0008 185 <FDIPE,,M>,- ; FORCE DATA INTERCONNECT PARITY ERROR
0008 186 <ENPEAB,,M>,- ; ENABLE D.I. PARITY ERROR ABORT
0008 187 <WCSPE,,M>,- ; WCS PARITY ERROR
0008 188 <CIPE,,M>,- ; CONTROL INTERCONNECT PARITY ERROR
0008 189 <DIPE,,M>,- ; DATA INTERCONNECT PARITY ERROR
0008 190 <PARERR,,M>,- ; PARITY ERROR (OR OF LAST 3 BITS)
0008 191 >
0008 192
0008 193 $DEF DR_WCSA .BLKL 1 ; WCS ADDRESS
000C 194 _VIELD DR_WCSA,0,<-
000C 195 <SEL,,M>,- ; SELECT (LOW OR HI PART OF MICRO WORD)
000C 196 <ADDR,10>,- ; ADDRESS
000C 197 <,20>,- ; RESERVED
000C 198 <WCS,,M>,- ; LOAD WCS FLAG (DR750 ONLY)
000C 199 >
000C 200 _VIELD DR_WCSA,0,<-
000C 201 <LSADR,11>,- ; LOCAL STORE ADDRESS (DR750 ONLY)
000C 202 >
000C 203
000C 204 $DEF DR_WCSA .BLKL 1 ; WCS DATA
0010 205
0010 206 .BLKL 1 ; RESERVED
0014 207
0014 208 $DEF DR_SBIADR .BLKL 1 ; SBI ADDRESS
0018 209
0018 210 $DEF DR_SBIBCNT .BLKL 1 ; SBI BYTE COUNT
001C 211
001C 212 $DEF DR_DDIBCNT .BLKL 1 ; DDI BYTE COUNT
0020 213
0020 214
0020 215 :: DEFINE USER CONTROL REGISTER (GO BIT)
0020 216 ::
0020 217
00000200 0020 218 .="X200 ; STARTS ON 2ND PAGE OF DR ADDRESS SPACE
0200 219
0200 220 $DEF DR_USER .BLKL 1 ; USER CONTROL REGISTER
0204 221 _VIELD DR_USER,0,<-
0204 222 <GO,,M>,- ; GO BIT
0204 223 <,31>,- ; RESERVED
0204 224 >
0204 225
0204 226
0204 227 :: DEFINE LOCAL STORE ADDRESSES FOR DR780
0204 228 :: THESE ARE ADDRESSED AS OFFSETS FROM THE FIRST DEVICE REGISTER
0204 229 ::
0204 230
```



```
00000400 0204 231 .='X400 ; STARTS ON 3RD PAGE OF DR ADDRESS SPACE
0400 232
0400 233 $DEF DR_780_DSL .BLKL 1 ; DR32 STATUS LONGWORD
0404 234 $DEF DR_780_SBR .BLKL 1 ; SYSTEM BASE REGISTER
0408 235 $DEF DR_780_GBR .BLKL 1 ; GLOBAL PAGE TABLE BASE REGISTER
040C 236 $DEF DR_780_CMDBVA .BLKL 1 ; BASE VIRTUAL ADDR. COMMAND BLOCK
0410 237 $DEF DR_780_CMDLEN .BLKL 1 ; LENGTH OF COMMAND BLOCK
0414 238 $DEF DR_780_CMDSVAPT .BLKL 1 ; SVAPTE OF COMMAND BLOCK
0418 239 $DEF DR_780_BFRBVA .BLKL 1 ; BASE VIRTUAL ADDR. BUFFER BLOCK
041C 240 $DEF DR_780_BFRLEN .BLKL 1 ; LENGTH OF BUFFER BLOCK
0420 241 $DEF DR_780_BFRSVAPT .BLKL 1 ; SVAPTE OF BUFFER BLOCK
0424 242
0424 243 ;
0424 244 ; DEFINE LOCAL STORE ADDRESSES FOR DR750
0424 245 ; THESE ARE ADDRESSED BY LOADING THEIR ADDRESS INTO THE DR_WCSA
0424 246 ; REGISTER AND READING OR WRITING THE DR_WCSA REGISTER
0424 247 ;
0424 248
00000000 0424 249 .=0 ; START OF LOCAL STORE REGISTERS
0000 250
0000 251 $DEF DR_750_DSL .BLKB 1 ; DR32 STATUS LONGWORD
0001 252 $DEF DR_750_SBR .BLKB 1 ; SYSTEM BASE REGISTER
0002 253 $DEF DR_750_GBR .BLKB 1 ; GLOBAL PAGE TABLE BASE REGISTER
0003 254 $DEF DR_750_CMDBVA .BLKB 1 ; BASE VIRTUAL ADDR. COMMAND BLOCK
0004 255 $DEF DR_750_CMDLEN .BLKB 1 ; LENGTH OF COMMAND BLOCK
0005 256 $DEF DR_750_CMDSVAPT .BLKB 1 ; SVAPTE OF COMMAND BLOCK
0006 257 $DEF DR_750_BFRBVA .BLKB 1 ; BASE VIRTUAL ADDR. BUFFER BLOCK
0007 258 $DEF DR_750_BFRLEN .BLKB 1 ; LENGTH OF BUFFER BLOCK
0008 259 $DEF DR_750_BFRSVAPT .BLKB 1 ; SVAPTE OF BUFFER BLOCK
0009 260
0009 261 $DEFEND DR
0000 262
0000 263
0000 264 ;
0000 265 ; DR32 SPECIFIC UCB OFFSETS
0000 266 ;
0000 267 ;
0000 268 $DEFINI UCB
0000 269
000000A0 0000 270 .=UCB$L_DPC+4
00A0 271
00A0 272 _YIELD UCB,0,<- ; DEFINE BITS FOR UCBSW_DEVSTS
00A0 273 <ADPPWRUP,,M>,- ; ADAPTER POWER UP
00A0 274 <FKLOCK,,M>,- ; FORK INTERLOCK BIT
00A0 275 <ABORT,,M>,- ; ABORT PENDING
00A0 276 <DR750,,M>,- ; INDICATES DEVICE IS DR750
00A0 277 >
00A0 278
00A0 279 $DEF UCBSL_DCR .BLKL 1 ; STORED COPY OF DCR REGISTER
00A4 280 $DEF UCBSL_SAVSTATUS .BLKL 1 ; SAVED STATUS FOR DRIVER ABORTS
00A8 281 $DEF UCBSL_SAVDCR .BLKL 1 ; SAVED COPY OF DCR REGISTER
00AC 282
000000AC 00AC 283 UCBSK_SIZE=.
00AC 284
00AC 285 $DEFEND UCB
0000 286
0000 287
```

```
0000 288 :  
0000 289 : OWN STORAGE:  
0000 290 :  
0000 291 :  
0000 292 : DRIVER PROLOGUE TABLE  
0000 293 :  
0000 294 DPTAB END=XF END,- ; END OF DRIVER  
0000 295 ADAPTER=DR,- ; ADAPTOR TYPE  
0000 296 UCBSIZE=UCB$K_SIZE,- ; UCB SIZE  
0000 297 NAME=XFDRIVER ; DRIVER NAME  
0038 298  
0038 299 DPT_STORE INIT  
0038 300  
0038 301 DPT_STORE UCB,UCB$B_FIPL,B,8 ; FORK IPL  
003C 302 :  
003C 303 : *** FORK IPL OK?  
003C 304 : ***  
003C 305 DPT_STORE UCB,UCB$L_DEVCHAR,L,- ; DEVICE CHARACTERISTICS  
003C 306 <DEV$M_AVL,- ; AVAILABLE  
003C 307 !DEV$M_ELG- ; ERROR LOGGING ENABLED  
003C 308 !DEV$M_RTM- ; REAL TIME DEVICE  
003C 309 !DEV$M_IDV- ; INPUT DEVICE  
003C 310 !DEV$M_ODV> ; OUTPUT DEVICE  
0043 311 DPT_STORE UCB,UCB$B_DEVCLASS,B,DC$_REALTIME ; DEVICE CLASS  
0047 312 DPT_STORE UCB,UCB$B_DIPL,B,22 ; DEVICE IPL  
004B 313  
004B 314  
004B 315 DPT_STORE REINIT  
004B 316  
004B 317 DPT_STORE DDB,DDB$$_DDT,D,XF$DDT ; DDT ADDRESS  
0050 318 DPT_STORE CRB,CRB$$_INTD+4,D,INTERRUPT SVC ; INTERRUPT SERVICE  
0055 319 DPT_STORE CRB,CRB$$_INTD+VEC$_UNITINIT,D,UNIT_INIT ; UNIT INIT.  
005A 320  
005A 321 DPT_STORE END  
0000 322  
0000 323 :  
0000 324 : DRIVER DISPATCH TABLE  
0000 325 :  
0000 326 DDTAB XF,- ; DEVICE NAME  
0000 327 STARTIO,- ; START I/O ENTRY POINT  
0000 328 0,- ; UNSOLICITED INTERRUPT  
0000 329 FUNCTABLE,- ; FUNCTION DECISION TABLE  
0000 330 CANCEL IO,- ; CANCEL I/O  
0000 331 REGDUMP,- ; REGISTER DUMP ROUTINE  
0000 332 <36+160>,- ; SIZE OF DIAGNOSTIC BUFFER  
0000 333 <EMB$_OV_REGSAV+4+160> ; SIZE OF ERROR LOGGING BUFFER  
0038 334 :  
0038 335 :  
0038 336 : FUNCTION DECISION TABLE  
0038 337 :  
0038 338 FUNCTABLE:  
0038 339 FUNCTAB <LOADMCODE,- ; LEGAL FUNCTIONS  
0038 340 STARTDATA,-  
0038 341 STARTDATA>  
0040 342 FUNCTAB ; NO BUFFERED I/O FUNCTIONS  
0048 343 FUNCTAB LOAD MICROCODE,<LOADMCODE> ; LOAD MICROCODE  
0054 344 FUNCTAB STARTDATA_FDT,<STARTDATA,- ; START DATA
```

XFDRIVER
V04-000

- DR32 DRIVER
DECLARATIONS

0054 345
0060 346

M 15

16-SEP-1984 00:21:10
5-SEP-1984 00:20:00

VAX/VMS Macro V04-00
[DRIVER.SRC]XFDRIVER.MAR;1

Page 8
(2)

STARTDATAP>

; START DATA PHYSICAL


```
0060 348 .SBTTL LOAD_MICROCODE - Load microcode FDT routine
0060 349
0060 350 +-
0060 351 FUNCTIONAL DESCRIPTION:
0060 352
0060 353 This routine is an FDT routine which performs the Load Microcode
0060 354 QIO. It locks the microcode image in memory, verifies that the
0060 355 device is not busy, loads and then verifies the microcode.
0060 356 Verification consists of addressing all the locations in the WCS
0060 357 and checking for a parity error.
0060 358 If the microcode is loaded successfully, the the WCS valid bit
0060 359 is set in the DR32.
0060 360 This routine also sets the data rate to the last value stored
0060 361 in the device dependent characteristics.
0060 362
0060 363 CALLING SEQUENCE:
0060 364
0060 365 Called from the FDT routine dispatcher in the QIO system service.
0060 366 On completion jumps to EXESFINISHIOC.
0060 367
0060 368 INPUT PARAMETERS:
0060 369
0060 370 R3 Address of I/O packet.
0060 371 R4 Current process PCB address.
0060 372 R5 Address of UCB.
0060 373 R6 Address of CCB.
0060 374 P1(AP) Address of microcode image.
0060 375 P2(AP) Size (in bytes) of microcode image.
0060 376
0060 377 IMPLICIT INPUTS:
0060 378
0060 379 NONE
0060 380
0060 381 OUTPUT PARAMETERS:
0060 382
0060 383 R0 Contains a completion code
0060 384
0060 385 IMPLICIT OUTPUTS:
0060 386
0060 387 The WCS valid bit is set in the DR32.
0060 388
0060 389 COMPLETION CODES:
0060 390
0060 391 These are in addition to the ones EXESWRITELOCK can return:
0060 392
0060 393 SSS_NORMAL Successful completion
0060 394 SSS_PARITY Parity error detected during microcode verification
0060 395 SSS_DEVACTIVE Device is active
0060 396 SSS_POWERFAIL Device is powered down
0060 397
0060 398 SIDE EFFECTS:
0060 399
0060 400 None
0060 401
0060 402 --
0060 403
0060 404 LOAD_MICROCODE:
0060 405 MOVL P1(AP),R0 ; Get address of microcode image
```

50 6C D0

51	04	AC	3C	0063	405	MOVZWL	P2(AP),R1	; Get size of image (in bytes)
59	50	7D	0067	406	MOVQ	R0,R9	; Save address and size in R9 and R10	
00000000	GF	16	006A	407	JSB	G^EXES\$WRITELOCK	; Lock image into memory	
64	A5	20	AA	0070	408	BICW	#UCBSM_POWER,UCBSW_STS(R5)	; Clear powerfail bit
				0074	409			
				0074	410	ASSUME	IDB\$L_CSR EQ 0	
				0074	411			
54	24	A5	D0	0074	412	MOVL	UCBSL_CRB(R5),R4	; Get pointer to CRB
54	2C	B4	D0	0078	413	MOVL	@CRBSL_INTD+VEC\$L_IDB(R4),R4	; Get address of 1st device CSR
				007C	414			
				007C	415	10\$:		; R4 contains address of 1st device CSR. Make sure device has
				007C	416			; power before accessing any device registers. Then, if the device
				007C	417			; is not busy, reset it and clear WCS valid.
				007C	418			
				007C	419	ASSUME	UCB_V_ADPPWRUP EQ 0	
				007C	420			
50	0364	8F	3C	007C	421	MOVZWL	#SS\$ POWERFAIL,R0	; Assume error
11	68	A5	E9	0081	422	BLBC	UCBSQ_DEVSTS(R5),15\$; Branch if adapter has no power
				0085	423			
50	02C4	8F	3C	0085	424	MOVZWL	#SS\$ DEVACTIVE,R0	; Assume device is active
				008A	425	DSBINT	UCBSB_FIPL(R5)	; Raise IPL to fork level
03	64	A5	08	E1	0091	BBC	#UCBSV_BSY,UCBSW_STS(R5),17\$; Br. if UCB is not busy
		00A7	31	0096	427	BRW	80\$; Finish I/O
64	4000	8F	3C	0099	428	15\$:		
				009E	429	17\$:		
		00000800	8F	CA	009E	MOVZWL	#DCR_K RESET,DR_DCR(R4)	; Reset DR32
		04	A4		00A4	BICL	#DR_OTC_M_VALID,-	; Clear WCS valid bit
					00A6		DR_OTL(R4)	
					00A9	ENBINT		; Lower IPL
					00A9			
					00A9			; Load last data rate saved in device dependent characteristics.
					00A9			
50	04	A4	D0	00A9	435	MOVL	DR_UTL(R4),R0	; Get contents of Utility reg.
50	44	A5	90	00AD	436	MOVB	UCBSL_DEVDEPEND(R5),R0	; Load data rate
04	A4	50	D0	00B1	437	MOVL	R0,DR_UTL(R4)	; Put back into Utility reg.
				00B5	438			
				00B5	439			; Set up to load microcode. R0 will contain address of microcode image.
				00B5	440			; R1 will contain size of image in bytes. Convert this to number
				00B5	441			; of WCS words by dividing by 5 (each WCS word contains 5 bytes).
				00B5	442			; R2 will be used to contain WCS address.
				00B5	443			
				00B5	444	ASSUME	DR_WCSA_V_SEL EQ 0	
				00B5	445	ASSUME	DR_WCSA_V_ADDR EQ 1	
				00B5	446			
50	59	7D	00B5	447	MOVQ	R9,R0		; Restore address and size in R0 and R1
51	05	C6	00B8	448	DIVL	#5,R1		; Convert bytes to number of WCS words.
	71	13	00BB	449	BEQL	40\$; Load zero words
	51	D7	00BD	450	DECL	R1		; Convert to address of highest word
51	02	C4	00BF	451	MULL	#2,R1		; Account for address being incr. by 2
5B	51	D0	00C2	452	MOVL	R1,R11		; Save number of WCS words
	52	D4	00C5	453	CLRL	R2		; Start loading at zero
			00C7	454				
			00C7	455	20\$:			; Load next WCS word. Each word gets loaded in two parts. First
			00C7	456				; four bytes get loaded and then one byte gets loaded.
			00C7	457				; On the DR750, it is necessary to set the WCS flag bit to
			00C7	458				; distinguish between accessing WCS and local store. This bit has
			00C7	459				; no effect on the DR780.
			00C7	460				
80000000	8F	C9	00C7	461	BISL3	#DR_WCSA_M_WCS,-		; Load WCS address

```
08 A4 52 00CD 462
OC A4 80 D0 00D0 463
80000001 8F C9 00D4 464
OC A4 80 9A 00DD 465
FFED 52 02 51 F1 00E1 466
00E7 467
00E7 468
00E7 469
00E7 470
00E7 471
00E7 472
00E7 473
00E7 474
50 54 D0 00E7 475
03 68 A5 03 E0 00EA 476
50 04 C0 00EF 477
80000000 8F C8 00F2 478
80000000 8F D4 00F9 479
08 A4 52 C9 00FB 480
51 OC A4 D0 0101 481
FFED 52 02 5B F1 0104 482
0108 483
010E 484
010E 485
010E 486
010E 487
010E 488
010E 489
06 64 A5 05 E5 0114 490
FF5D 31 0119 491
011C 492
011F 493
011F 494
011F 495
60 D5 011F 496
15 19 0121 497
04 A4 00000800 8F C8 0123 498
012B 499
012E 500
64 0600 8F 3C 012E 501
50 01 3C 0133 502
08 11 0136 503
0138 504
0138 505
0138 506
0138 507
50 01F4 8F 3C 0138 508
0140 509
0140 510
0140 511
00000000'GF 17 0140 512
0140 513
0140 514
```

```
MOV L R2,DR_WCSA(R4)
BIS L3 (R0)+,DR_WCSA(R4) ; Load four bytes
; Load WCS address and set SELECT bit
MOVZBL (R0)+,DR_WCSA-M-SEL,R2,DR_WCSA(R4)
ACBL R1,#2,R2,20$ ; Load one byte
; Repeat load loop
; Verify WCS by addressing each word (look for parity error later).
ASSUME DR_DCR EQ 0
ASSUME DR_UTL EQ DR_DCR+4
ASSUME DR_UTL-M-PARERR EQ DR_DCR-M-PARERR
MOV L R4,R0 ; Get address of DR750's register with
; parity error bit (DR_DCR)
BBS #UCB_V_DR750,UCB$W_DEVSTS(R5),22$ ; Branch if DR750
ADD L #4,R0 ; Get address of DR780's register with
; parity error bit (DR_UTL)
BIS L #DR_UTL-M-PARERR,(R0) ; Clear parity error
CLRL R2 ; Clear WCS address
BIS L3 #DR_WCSA-M-WCS,- ; Load WCS address
R2,DR_WCSA(R4)
MOV L DR_WCSA(R4),R1 ; This allows parity errors to be seen
ACBL R1T,#2,R2,25$ ; Repeat verify loop
; Reload if a powerfail occurred while loading.
DSBINT #31 ; Raise IPL to lockout powerfail
BBCC #UCB$V_POWER,UCB$W_STS(R5),30$ ; Branch if no powerfail
ENBINT ; Powerfail occurred; lower IPL and
BRW 10$ ; retry
ASSUME DR_UTL-V-PARERR EQ 31
TSTL (R0) ; No powerfail - Test for parity error
BLSS 60$ ; Branch if parity error
BIS L #DR_UTL-M-VALID,DR_UTL(R4) ; Set WCS valid
ENBINT ; Lower IPL
MOVZWL #DCR_K_SETINTENB,DR_DCR(R4) ; Set interrupt enable
MOVZWL #SS$-NORMAL,R0 ; Return success status
BRB 80$ ; Return to user
60$: ; ERROR - Parity error during WCS verification
ENBINT ; Lower IPL
MOVZWL #SS$-PARITY,R0 ; Completion code
80$: ; Common return
JMP G*EXE$FINISHIOC ; Finish I/O
```



```
0146 516 .SBTTL STARTDATA_FDT - Start Data FDT routine
0146 517 ++
0146 518 FUNCTIONAL DESCRIPTION:
0146 519
0146 520 This routine is the Start Data QIO FDT routine. After it does
0146 521 some error checking on the user's command table, it allocates
0146 522 an I/O Request Packet Extension (IRPE) and links it onto the IRP.
0146 523 Then the user's command block and buffer block are locked into
0146 524 memory, with the context for these regions stored in the IRPE.
0146 525 Finally, the address of the DR32's go bit is returned to the user
0146 526 and the IRP is queued to the driver.
0146 527
0146 528 CALLING SEQUENCE:
0146 529
0146 530 Called from the FDT routine dispatcher in the QIO system
0146 531 service. On completion, jumps to either EXESQIODRVPKT (on success),
0146 532 EXESFINISHIOC (on errors that complete the I/O), or EXESABORTIO
0146 533 (on errors that abort the I/O).
0146 534
0146 535 INPUT PARAMETERS:
0146 536
0146 537 R3 Address of IRP
0146 538 R4 Current process PCB address
0146 539 R5 Address of UCB
0146 540 R6 Address of CCB
0146 541 P1(AP) Address of command table
0146 542 P2(AP) Size (in bytes) of command table (must be XFSK_CMT_LENGTH)
0146 543
0146 544 IMPLICIT INPUTS:
0146 545
0146 546 The format of the command table is:
0146 547
0146 548 P1(AP) ->
0146 549
0146 550 Size of command block (in bytes) XFSL_CMT_CBLKSZ
0146 551
0146 552 Address of Command block (Must be quadword aligned) XFSL_CMT_CBLKAD
0146 553
0146 554 Size of buffer block (in bytes) XFSL_CMT_BBLKSZ
0146 555
0146 556 Address of buffer block XFSL_CMT_BBLKAD
0146 557
0146 558 Address of Packet AST routine XFSL_CMT_PASTAD
0146 559
0146 560 Packet AST parameter XFSL_CMT_PASTPM
0146 561
0146 562
0146 563
0146 564
0146 565
0146 566
0146 567
0146 568
0146 569
0146 570
0146 571
0146 572
```

Field	Symbol
Size of command block (in bytes)	XFSL_CMT_CBLKSZ
Address of Command block (Must be quadword aligned)	XFSL_CMT_CBLKAD
Size of buffer block (in bytes)	XFSL_CMT_BBLKSZ
Address of buffer block	XFSL_CMT_BBLKAD
Address of Packet AST routine	XFSL_CMT_PASTAD
Packet AST parameter	XFSL_CMT_PASTPM
Flags	XFSB_CMT_RATE
Data Rate	XFSB_CMT_FLAGS
Address of longword to receive address of GO bit	XFSL_CMT_GBITAD

```
0146 573 :  
0146 574 : OUTPUT PARAMETERS:  
0146 575 :  
0146 576 :     R0      Completion code (error returns only)  
0146 577 :  
0146 578 : IMPLICIT OUTPUTS:  
0146 579 :  
0146 580 :     None  
0146 581 :  
0146 582 : COMPLETION CODES:  
0146 583 :  
0146 584 :     Returned to EXE$ABORTIO:  
0146 585 :  
0146 586 :     $$$_ACCVIO      Access violation  
0146 587 :     $$$_INSFMEM     Insufficient dynamic memory  
0146 588 :  
0146 589 :     Returned to EXE$FINISHIOC:  
0146 590 :  
0146 591 :     $$$_IVBUFLN     Invalid buffer length  
0146 592 :     $$$_BUFNOTALIGN Buffer not aligned correctly  
0146 593 :  
0146 594 : SIDE EFFECTS:  
0146 595 :  
0146 596 :     None  
0146 597 : --  
0146 598 :  
0146 599 : STARTDATA_FDT:  
0146 600 :  
0146 601 :     ; First verify that the command table is accessible and of the  
0146 602 :     ; correct length (XF$K_CMT_LENGTH bytes).  
0146 603 :  
0146 604 :     MOVQ    P1(AP),R0                ; Get address of command table in R0,  
0149 605 :                                     ; length in R1.  
0149 606 :     MOVZWL  #$$$_IVBUFLN,R11         ; Assume error  
014E 607 :     CMPL    R1,#XF$K_CMT_LENGTH     ; Is length correct?  
0151 608 :     BNEQ    FINISH_IO               ; No, finish I/O  
0153 609 :     IFNORD   R1,(R0),ACCESS_VIO     ; Br. if command table is not accessible  
0159 610 :  
0159 611 :     ; Copy command table onto stack so that it can't change (via I/O, for  
0159 612 :     ; instance) while this FDT routine executes.  
0159 613 :  
0159 614 :     SUBL     R1,SP                   ; Allocate space on stack  
015C 615 :     PUSHR    #^M<R3,R4,R5>          ; Save some registers  
015E 616 :     MOVC3    R1,(R0),12(SP)         ; Copy command table onto stack  
0163 617 :     POPR     #^M<R3,R4,R5>          ; Restore registers  
0165 618 :  
0165 619 :     ; Now check that the command block and buffer block sizes are  
0165 620 :     ; greater than 0 and less than 2**29, that the command block is  
0165 621 :     ; quadword aligned, and that the location to store the GO bit  
0165 622 :     ; address is accessible.  
0165 623 :  
0165 624 :     TSTL     XF$K_CMT_CBLKSZ(SP)    ; Is command block size zero?  
0167 625 :     BEQL     FINISH_IO              ; Yes, finish I/O  
0169 626 :     CMPL     XF$K_CMT_CBLKSZ(SP),-  ; Is command block greater than or  
016B 627 :     #^X20000000                    ; equal to 2**29?  
0170 628 :     BGEQU    FINISH_IO              ; Yes, finish I/O  
0172 629 :     TSTL     XF$K_CMT_BBLKSZ(SP)    ; Is buffer block size zero?
```

50	6C	7D	0146	604
5B	034C	8F	0149	605
	20	51	014E	606
		49	0151	607
			0153	608
			0159	609
			0159	610
			0159	611
			0159	612
			0159	613
5E	51	C2	0159	614
	38	BB	015C	615
OC	AE	60	015E	616
		38	0163	617
			0165	618
			0165	619
			0165	620
			0165	621
			0165	622
			0165	623
	6E	D5	0165	624
	33	13	0167	625
	6E	D1	0169	626
20000000	8F		016B	627
	2A	1E	0170	628
08	AE	D5	0172	629

```

      25 13 0175 630      BEQL  FINISH_IO      ; Yes, finish I/O
      08 AE D1 0177 631      CMPL  XFSL_CMT_BBLKSZ(SP),- ; Is buffer block greater than or
20000000 8F      017A 632      #^X20000000          ; equal to 2**29?
      1B 1E 017F 633      BGEQU  FINISH_IO      ; Yes, finish I/O
5B 0324 8F 3C 0181 634      MOVZWL #SS$ BOFFNOTALIGN,R11 ; Change completion code in R11
      04 AE 07 D3 0186 635      BITL  #7,XFSL_CMT_CBLKAD(SP) ; Is command block quadword aligned?
      10 12 018A 636      BNEQ  FINISH_IO      ; No, finish I/O
      018C 637      IFWRT  #4,XFSL_CMT_GB1TAD(SP),- ; Br. if location to store GO bit
      018C 638      ALL_OK ; address is writeable
      0193 639
      0193 640
      0193 641      ; Error returns
      0193 642
      0193 643
      50 0C 3C 0193 644 ACCESS_VIO:
      0196 645      MOVZWL #SS$_ACCVIO,R0      ; Store completion code
      0196 646
      0196 647 ABORT_IO: ; Come here with completion code in R0
      0196 648
      00000000'GF 17 0196 649      JMP  G^EX$ABORTIO      ; Abort I/O
      019C 650
      019C 651 FINISH_IO: ; Come here with completion code in R11
      019C 652
      50 5B D0 019C 653      MOVL  R11,R0      ; Move completion code
      00000000'GF 17 019F 654      JMP  G^EX$FINISHIOC      ; Finish I/O
      01A5 655
      01A5 656
      01A5 657 ALL_OK: ; Everything checks out. Allocate an IRPE and link it to
      01A5 658      ; the IRP.
      01A5 659
      00000000'GF 53 DD 01A5 660      PUSHL  R3      ; Save address of IRP
      16 16 01A7 661      JSB  G^EX$ALLOCIRP      ; Allocate an IRPE (returns addr. in R2)
      53 8ED0 01AD 662      POPL  R3      ; Restore address of IRP
      E3 50 E9 01B0 663      BLBC  R0,ABORT_IO      ; Failed do to insufficient memory
      0A A2 2C 90 01B3 664      MOVB  #DYN$C IRPE,IRP$B_TYPE(R2) ; Change type from IRP to IRPE
      54 A3 52 D0 01B7 665      MOVL  R2,IRP$L_EXTEND(R3) ; Link IRPE onto IRP
2A A3 0800 8F A8 01BB 666      B1SW  #IRP$M_EXTEND,IRP$W_STS(R3) ; Set extend bit in status word
      2A A2 B4 01C1 667      CLRW  IRP$W_STS(R2) ; Clear status bits in IRPE
      2C A2 D4 01C4 668      CLRL  IRP$L_SVAPTE1(R2) ; Clear SVAPTE for region 1
      38 A2 D4 01C7 669      CLRL  IRP$L_SVAPTE2(R2) ; Clear SVAPTE for region 2
      5A 52 D0 01CA 670      MOVL  R2,R10 ; From now on R10 points to IRPE
      01CD 671
      01CD 672      ; Now lock command block and buffer block into memory, saving
      01CD 673      ; the context (SVAPTE, BCNT, and BOFF) in the IRPE. R3 points to the
      01CD 674      ; IRP, SP points to the command table, and R10 points to the IRPE.
      01CD 675
      01CD 676      ASSUME  IRP$W_BOFF1 EQ IRP$L_SVAPTE1+4
      01CD 677      ASSUME  IRP$W_BOFF2 EQ IRP$L_SVAPTE2+4
      01CD 678
      51 8E D0 01CD 679      MOVL  (SP)+,R1      ; Get length of command block
      50 8E D0 01D0 680      MOVL  (SP)+,R0      ; Get address of command block
      34 AA 51 D0 01D3 681      MOVL  R1,IRP$L_BCNT1(R10) ; Store length of command block in IRPE
      44 AA 50 D0 01D7 682      MOVL  R0,IRP$L_CBLKADR(R10) ; Store address of command block in IRPE
      38 10 01DB 683      BSBB  LOCK_BFR      ; Lock command block into memory
      2C A3 7D 01DD 684      MOVQ  IRP$C_SVAPTE(R3),- ; Store SVAPTE and BOFF in IRPE
      2C AA 01E0 685      IRP$C_SVAPTE1(R10)
      51 8E D0 01E2 686      MOVL  (SP)+,R1      ; Get length of buffer block
```


50	8E	D0	01E5	687	MOVL	(SP)+,R0	; Get address of buffer block
40 AA	51	D0	01E8	688	MOVL	R1,IRP\$\$_BCNT2(R10)	; Store length of buffer block in IRPE
48 AA	50	D0	01EC	689	MOVL	R0,IRP\$\$_BBLKADR(R10)	; Store addr. of buffer block in IRPE
	23	10	01F0	690	BSBB	LOCK BFR	; Lock buffer block into memory
2C A3	7D	01F2	691	MOVQ	IRP\$\$_SVAPTE(R3),-	; Store SVAPTE and BOFF in IRPE	
38 AA		01F5	692		IRP\$\$_SVAPTE2(R10)		
2C A3	7C	01F7	693	CLRQ	IRP\$\$_SVAPTE(R3)	; Clear SVAPTE, BOFF, and BCNT in IRP	
		01FA	694				
		01FA	695				
		01FA	696				
		01FA	697				
		01FA	698				
		01FA	699				
		01FA	700				
40 A3	8E	7D	01FA	701	MOVQ	(SP)+,IRP\$\$_PKTASTADR(R3)	; Store packet AST address and
			01FE	702			; parameter in IRP
3C A3	8E	D0	01FE	703	MOVL	(SP)+,IRP\$\$_RATE(R3)	; Store data rate and flags in IRP
51 24 A5		D0	0202	704	MOVL	UCB\$\$_CRB(R5),R1	; Get address of CRB in R1
00000200 8F		C1	0206	705	ADDL3	#DR USER,-	; Store address of GO bit
9E 2C B1			020C	706		@CRB\$\$_INTD+VEC\$\$_IDB(R1),a(SP)+	
			020F	707			
00000000'GF	17	020F	708	JMP	G*EXESQIODRVPKT	; Queue packet to driver	

```

0215 710 .SBTTL LOCK_BFR - Lock a buffer into memory
0215 711
0215 712 :++
0215 713 : FUNCTIONAL DESCRIPTION:
0215 714 :
0215 715 : This routine is called from the Start Data FDT routine to lock
0215 716 : the command block and the buffer block into memory. If either
0215 717 : lock fails, this routine unlocks any locked memory and deallocates
0215 718 : the IRPE before during a coroutine return to EX$MODIFYLOCKR.
0215 719
0215 720 : CALLING SEQUENCE:
0215 721 :
0215 722 : BSBB LOCK_BFR Note that if the lock fails, this routine
0215 723 : returns to EX$MODIFYLOCKR, not the caller.
0215 724
0215 725 : INPUT PARAMETERS:
0215 726 :
0215 727 : R0 Address of buffer to lock
0215 728 : R1 Length of buffer (in bytes)
0215 729 : R3 Address of IRP
0215 730 : R4 Current process PCB address
0215 731 : R5 Address of UCB
0215 732 : R6 Address of CCB
0215 733 : R10 Address of IRPE
0215 734
0215 735 : IMPLICIT INPUTS:
0215 736 :
0215 737 : Offsets IRP$S_SVAPTE1, IRP$S_BOFF1, and IRP$S_BCNT1 in the
0215 738 : IRPE describe the previously locked area.
0215 739
0215 740 : OUTPUT PARAMETERS:
0215 741 :
0215 742 : None (returning to the caller implies success)
0215 743
0215 744 : IMPLICIT OUTPUTS:
0215 745 :
0215 746 : Offsets IRP$S_SVAPTE and IRP$S_BOFF in the IRP describe
0215 747 : the svapte and the byte offset of the locked area.
0215 748
0215 749 : COMPLETION CODES:
0215 750 :
0215 751 : None
0215 752
0215 753 : SIDE EFFECTS:
0215 754 :
0215 755 : As previously mentioned, on a lock failure the previously
0215 756 : locked area is unlocked, the IRPE is deallocated, and the I/O
0215 757 : is either completely backed up or aborted.
0215 758 :--
0215 759
0215 760 LOCK_BFR:
0215 761 JSB G*EX$MODIFYLOCKR ; Lock buffer into memory
0215 762 BLBS R0,90$ ; Success!!!
0215 763
0215 764 : Got a lock failure. Unlock previously locked area if there is one.
0215 765
0215 766 PUSHF #M<R0,R1,R2,R3> ; Save registers

```

00000000'GF 16
35 50 E8

OF BB


```
0254 787 .SBTTL STARTIO - Entry point to start I/O
0254 788
0254 789 :++
0254 790 : FUNCTIONAL DESCRIPTION:
0254 791 :
0254 792 : This routine actually starts the DR32. It loads the
0254 793 : required DR32 registers and clears the halt bit.
0254 794 :
0254 795 : CALLING SEQUENCE:
0254 796 :
0254 797 : Jumped to through the driver dispatch table by IOC$INITIATE
0254 798 :
0254 799 : INPUT PARAMETERS:
0254 800 :
0254 801 : R3 Address of the IRP
0254 802 : R5 Address of the UCB
0254 803 :
0254 804 : IMPLICIT INPUTS:
0254 805 :
0254 806 : Various fields in the IRP, IRPE, and UCB. In particular note
0254 807 : that offset UCB$$_IRP in the UCB contains the address of the IRP.
0254 808 :
0254 809 : OUTPUT PARAMETERS:
0254 810 :
0254 811 : None
0254 812 :
0254 813 : IMPLICIT OUTPUTS:
0254 814 :
0254 815 : None
0254 816 :
0254 817 : COMPLETION CODES:
0254 818 :
0254 819 : Returned to REQ_COMPLETE:
0254 820 :
0254 821 : SS$_POWERFAIL Adapter has no power
0254 822 : SS$_MCNOTVALID Microcode is not valid
0254 823 : SS$_BADPARAM Specified data rate is too large
0254 824 :
0254 825 : SIDE EFFECTS:
0254 826 :
0254 827 : None
0254 828 :
0254 829 :--
0254 830 : STARTIO:
0254 831 :
0254 832 : ; Get address of first CSR into R4. Make sure adapter has power and
0254 833 : ; then clear abort bit and parity error bit.
0254 834 :
0254 835 : ASSUME IDB$_CSR EQ 0
0254 836 : ASSUME UCB_V_ADPPWRUP EQ 0
0254 837 :
0254 838 : MOVL UCB$_CRB(R5),R1 ; Get address of CRB
0254 839 : MOVL @CRB$_INTD+VEC$_IDB(R1),R4 ; Get address of first CSR
0254 840 : BLBS UCB$_DEVSTS(R5),5$ ; Branch if adapter has power
0254 841 : BRW 40$ ; Adapter has no power
0254 842 : 5$: MOVZWL #DCR_K_CLRABTINT,DR DCR(R4) ; Clear abort interrupt bit
0254 843 : BICL #DR_DCR_M_DCRABT,UCB$_DCR(R5) ; Clear abort bit in DCR in UCB
0254 844 : BISL #DR_UTL_M_PARERR,DR_UTL(R4) ; Clear parity error bit (DR780)
```

51	24	A5	D0	0254	837
54	2C	B1	D0	0258	838
	03	68	E8	025C	839
		00EA	31	0260	840
00A0	C5	64	3C	0263	841
		00040000	CA	0268	842
04	A4	80000000	C8	0271	843

```
64 80000000 8F C8 0279 844 BISL #DR_DCR_M_PARERR,DR_DCR(R4) ; Clear parity error bit (DR750)
      0280 845
      0280 846 ; Load Utility register with data rate and parity error abort bit.
      0280 847
      0280 848 ASSUME XFSV_CMT_SETRTE EQ 0
      0280 849
50 50 04 A4 D0 0280 850 MOVL DR_UTL(R4),R0 ; Read contents of Utility register
64 08000000 8F CA 0284 851 BICL #DR_UTL_M_ENPEAB,R0 ; Clear enable par. err. abort bit (DR780)
      08000000 8F CA 028B 852 BICL #DR_DCR_M_ENPEAB,DR_DCR(R4) ; Clear enable par. err. abort (DR750)
      28 3D A3 E9 0292 853 BLBC IRPSB_FLAGS(R3),10$ ; Branch if we shouldn't set rate
      3C A3 91 0296 854 CMPB IRPSB_RATE(R3),- ; Compare specified rate with maximum
      00000000 GF 0299 855 G*IOC$GW_XFMXRATE ; allowed by SYSGEN parameter
      13 1A 029E 856 BGTRU 8$ ; Rate too high - error
      51 FB 8F 9A 02A0 857 MOVZBL #DR780_MAXRATE,R1 ; Get hardware maximum clock rate (DR780)
04 68 A5 03 E1 02A4 858 BBC #UCB_V_DR750,UCB$W_DEVSTS(R5),7$ ; Branch if DR780
      51 FC 8F 9A 02A9 859 MOVZBL #DR750_MAXRATE,R1 ; Get hardware maximum clock rate (DR750)
      51 3C A3 91 02AD 860 7$: CMPB IRPSB_RATE(R3),R1 ; Compare specified rate with maximum
      03 1B 02B1 861 BLEQU 9$ ; allowed by hardware and branch if ok
      00A8 31 02B3 862 8$: BRW 60$ ; Rate too high - error
      50 3C A3 90 02B6 863 9$: MOVB IRPSB_RATE(R3),R0 ; Set rate
      44 A5 50 90 02BA 864 MOVB R0,UCB$W_DEVDEPEND(R5) ; Put rate into device characteristics
      01 E0 02BE 865 10$: BBS #XFSV_CMT_DIPEAB,- ; Branch if we shouldn't set abort
      0E 3D A3 02C0 866 IRPSB_FLAGS(R3),20$ ; on parity error bit
50 08000000 8F C8 02C3 867 BISL #DR_UTL_M_ENPEAB,R0 ; Set abort on parity error bit (DR780)
64 08000000 8F C8 02CA 868 BISL #DR_DCR_M_ENPEAB,DR_DCR(R4) ; Set abort on par. err. bit (DR750)
      04 A4 50 D0 02D1 869 20$: MOVL R0,DR_UTL(R4) ; Load Utility register
      02D5 870 ; Load up the rest of the DR32 registers.
      02D5 871 ; Note that the DR780 registers are directly addressable while
      02D5 872 ; the DR750 registers are accessed by loading the register number
      02D5 873 ; into the DR_WCSA register and reading or writing the DR_WCSD register.
      02D5 874
      02D5 875
      52 54 A3 D0 02D5 876 MOVL IRP$L_EXTEND(R3),R2 ; R2 points to IRPE
29 68 A5 03 E0 02D9 877 BBS #UCB_V_DR750,UCB$W_DEVSTS(R5),30$ ; Branch if DR750
      02DE 878
      02DE 879 ; Load DR780 registers
      02DE 880
      51 0404 C4 DE 02DE 881 MOVAL DR_780_SBR(R4),R1 ; R1 will step through registers
      02E3 882
      02E3 883
      81 0C DB 02E3 884 MFPR #PR$_SBR,(R1)+ ; DR_SBR = contents of sys. base reg.
81 00000000 GF D0 02E6 885 MOVL G*MMG$GL_GPTBASE,(R1)+ ; DR_GBR = address of global page table
      81 44 A2 D0 02ED 886 MOVL IRP$L_CBLKADR(R2),(R1)+ ; DR_CMDBVA = address of command block
      81 34 A2 D0 02F1 887 MOVL IRP$L_BCNT1(R2),(R1)+ ; DR_CMDLEN = length of command block
      81 2C A2 D0 02F5 888 MOVL IRP$L_SVAPTE1(R2),(R1)+ ; DR_CMDSVAPTE = SVAPTE of command block
      81 48 A2 D0 02F9 889 MOVL IRP$L_BBLKADR(R2),(R1)+ ; DR_BFRBVA = address of buffer block
      81 40 A2 D0 02FD 890 MOVL IRP$L_BCNT2(R2),(R1)+ ; DR_BFRLEN = length of buffer block
      81 38 A2 D0 0301 891 MOVL IRP$L_SVAPTE2(R2),(R1)+ ; DR_BFRSVAPTE = SVAPTE of buffer block
      2D 11 0305 892 BRB 35$
      0307 893
      0307 894 30$: ; Load DR750 registers
      0307 895
      51 01 D0 0307 896 MOVL #DR_750_SBR,R1 ; R1 will step through registers
50 0C A4 DE 030A 897 MOVAL DR_WCSDTR4),R0 ; R0 will point to WCS data register
      030E 898
      0B A4 81 9E 030E 899 MOVAB (R1)+,DR_WCSA(R4) ; Store address of next register
      60 0C DB 0312 900 MFPR #PR$_SBR,(R0) ; DR_SBR = contents of sys. base reg.
```

```
60 00000000'GF D0 0315 901 MOVL G*MMG$GL GPTBASE,(R0) ; DR_GBR = address of global page table
60 44 A2 D0 031C 902 MOVL IRPESL_CBLKADR(R2),(R0) ; DR_CMDBVA = address of command block
60 34 A2 D0 0320 903 MOVL IRPESL_BCNT1(R2),(R0) ; DR_CMDLEN = length of command block
60 2C A2 D0 0324 904 MOVL IRPESL_SVAPTE1(R2),(R0) ; DR_CMDSVAPTE = SVAPTE of command block
60 48 A2 D0 0328 905 MOVL IRPESL_BBLKADR(R2),(R0) ; DR_BFRBVA = address of buffer block
60 40 A2 D0 032C 906 MOVL IRPESL_BCNT2(R2),(R0) ; DR_BFRLEN = length of buffer block
60 38 A2 D0 0330 907 MOVL IRPESL_SVAPTE2(R2),(R0) ; DR_BFRSVAPTE = SVAPTE of buffer block
0334 908
0334 909 35$: ; Check for WCS valid and start the DR going!
0334 910
0334 911 DSBINT #31 ; Raise IPL to 31
04 A4 00000800 8F D3 033A 912 BITL #DR_UTL_M_VALID,DR_UTL(R4) ; Is WCS valid?
10 13 0342 913 BEQL 50$ ; No error!
64 0700 8F 3C 0344 914 MOVZWL #DCR_K_CLRHLT,DR_DCR(R4) ; Clear Halt function
0349 915 ENBINT ; Lower IPL
05 034C 916 RSB
034D 917
034D 918
034D 919
034D 920 40$: ; Error - Adapter has no power
034D 921
50 0364 8F 3C 034D 922 MOVZWL #SS$ _POWERFAIL,R0 ; Status
0D 11 0352 923 BRB 70$
0354 924
0354 925 50$: ; Error - WCS not valid
0354 926
0354 927 ENBINT ; Lower IPL
50 035C 8F 3C 0357 928 MOVZWL #SS$ _MCNOTVALID,R0 ; Status
03 11 035C 929 BRB 70$
035E 930
035E 931 60$: ; Error - Data rate too high
035E 932
50 14 3C 035E 933 MOVZWL #SS$ _BADPARAM,R0 ; Status
0361 934
0361 935 70$: ; Complete I/O with error in R0
0361 936
51 D4 0361 937 CLRL R1 ; Clear second half of I/O status block
0136 31 0363 938 BRW REQ_COMPLETE
```



```
0366 940 .SBTTL INTERRUPT_SVC - Interrupt service routine
0366 941
0366 942 **
0366 943 FUNCTIONAL DESCRIPTION:
0366 944
0366 945 This is the interrupt service routine for DR32 interrupts.
0366 946 It reads the OCR register, clears the interrupting condition(s),
0366 947 and calls HANDLE_INT to handle the interrupt. Note that this
0366 948 routine executes at device IPL while HANDLE_INT forks and
0366 949 therefore executes at fork IPL.
0366 950
0366 951 CALLING SEQUENCE:
0366 952
0366 953 JSB from interrupt vector in CRB. This routine cleans up
0366 954 the stack and does an REI.
0366 955
0366 956 INPUT PARAMETERS:
0366 957
0366 958 None
0366 959
0366 960 IMPLICIT INPUTS:
0366 961
0366 962 The stack on entry is as follows:
0366 963
0366 964 0(SP) Address of IDB address
0366 965 4(SP) Saved R2
0366 966 8(SP) Saved R3
0366 967 12(SP) Saved R4
0366 968 16(SP) Saved R5
0366 969 20(SP) Interrupt PC
0366 970 24(SP) Interrupt PSL
0366 971
0366 972 OUTPUT PARAMETERS:
0366 973
0366 974 None
0366 975
0366 976 IMPLICIT OUTPUTS:
0366 977
0366 978 None
0366 979
0366 980 COMPLETION CODES:
0366 981
0366 982 None
0366 983
0366 984 SIDE EFFECTS:
0366 985
0366 986 None
0366 987
0366 988
0366 989 ASSUME IDB$CSR+4 EQ IDB$OWNER
0366 990 ASSUME DR_DCR_V_PWR_DN EQ DR_DCR_V_PWR_UP+1
0366 991
0366 992 INTERRUPT SVC:
0366 993 MOVL @ (SP)+, R3 ; Get address of IDB in R3
0366 994 MOVQ IDB$CSR(R3), R4 ; CSR -> R4, UCB -> R5
0366 995
0366 996 ; Get contents of DCR and OR into DCR in UCB
```

```
53 9E D0
54 63 7D
```

```
00A0 53 64 D0 036C 997
      C5 53 C8 036C 998
      036F 999
      0374 1000
      0374 1001
      0374 1002
      0374 1003
      0374 1004
      0374 1005
      05 53 13 E1 0374 1006
      64 3000 8F 3C 0378 1007
      05 53 12 E1 037D 1008 10$:
      64 0400 8F 3C 0381 1009
      52 12 52 11 E1 0386 1010 20$:
      000C0000 8F D3 0389 1011
      038D 1012
      0394 1013
      00A0 C5 00020000 09 12 0394 1014
      53 00C00000 8F C8 0396 1015
      039F 1016 26$:
      03A6 1017
      02 16 EF 03A8 1018
      52 53 03AB 1019
      16 52 F0 03AD 1020
      00A0 C5 02 0380 1021
      05 53 16 E1 0384 1022
      64 0100 8F 3C 0388 1023
      05 53 17 E1 038D 1024 30$:
      64 0200 8F 3C 03C1 1025
      03C6 1026
      03C6 1027 40$:
      03C6 1028
      03C6 1029
      03C6 1030
      03C6 1031
      02 68 01 E2 03C6 1032
      A5 03C8 1033
      07 10 03CB 1034
      03CB 1035
      03CD 1036 50$:
      03CD 1037
      03CD 1038
      52 8E 7D 03CD 1039
      54 8E 7D 03D0 1040
      02 03D3 1041

      MOVL DR_DCR(R4),R3 ; Get DCR
      BISL R3,UCBSL_DCR(R5) ; OR into DCR in UCB for use after FORK

      ; Clear interrupting conditions. Note that if there is a
      ; power up/down interrupt, then those bits are jammed into
      ; the DCR in the UCB.

      BBC #DR_DCR_V_PKTINT,R3,10$ ; Branch if not packet interrupt
      MOVZWL #DCR_K_CLRPKTINT,DR_DCR(R4) ; Clear packet interrupt
      BBC #DR_DCR_V_DCRABT,R3,20$ ; Branch if not abort interrupt
      MOVZWL #DCR_K_CLRABTINT,DR_DCR(R4) ; Clear abort interrupt
      MOVL DR_DCR(R4),R2 ; Get DCR
      BBC #DR_DCR_V_DCRHLT,R2,26$ ; Br if halt not set
      BITL #DR_DCR_M_PKTINT,DR_DCR_M_DCRABT,R2 ; Is one of these bits set?
      BNEQ 26$ ; Br if set
      BISL #DR_DCR_M_DCRHLT,UCBSL_DCR(R5) ; Else set the halt bit
      BITL #DR_DCR_M_PWR_UP,DR_DCR_M_PWR_DN,R3 ; Power up or power down bit set?
      BEQL 40$ ; No.
      EXTZV #DR_DCR_V_PWR_UP,#2,- ; Extract power up and power down bits
      R3,R2
      INSV R2,#DR_DCR_V_PWR_UP,- ; Insert them into DCR in UCB
      #2,UCBSL_DCR(R5)
      BBC #DR_DCR_V_PWR_UP,R3,30$ ; Branch if not power up interrupt
      MOVZWL #DCR_K_CLRPWROP,DR_DCR(R4) ; Clear power up interrupt
      BBC #DR_DCR_V_PWR_DN,R3,40$ ; Branch if not power down interrupt
      MOVZWL #DCR_K_CLRPWRDN,DR_DCR(R4) ; Clear power down interrupt

      ; Test and set interlock bit. Purpose of interlock bit is to
      ; prevent FORKING while the FORK block is in use as a result of
      ; a previous interrupt.

      BBSS #UCB_V_FKLOCK,- ; Branch if interlock is set
      UCBSQ_DEVSTS(R5),50$

      BSBB HANDLE_INT ; Handle interrupt (at fork IPL)

      ; Finish cleaning up stack and return from interrupt

      MOVQ (SP)+,R2 ; Restore R2 and R3
      MOVQ (SP)+,R4 ; Restore R4 and R5
      REI
```

```
03D4 1043      .SBTTL HANDLE_INT - Handle the interrupt
03D4 1044
03D4 1045      :++
03D4 1046      : FUNCTIONAL DESCRIPTION:
03D4 1047      :
03D4 1048      : This routine actually handles the interrupts. It is called
03D4 1049      : by INTERRUPT_SVC at device IPL but immediately forks to fork IPL.
03D4 1050      : There are four interrupting conditions: power up, power down,
03D4 1051      : abort, and packet interrupts. This routine checks for all of these
03D4 1052      : conditions. If there is an I/O in progress, there are three possible
03D4 1053      : exits from this routine: If the DR is halted, then the I/O is
03D4 1054      : completed (with either a success or failure status code). If the
03D4 1055      : DR is not halted, then if no errors were detected the transfer
03D4 1056      : continues. If any errors were detected, the transfer is aborted.
03D4 1057
03D4 1058      : CALLING SEQUENCE:
03D4 1059      :
03D4 1060      : BSBB from interrupt service routine
03D4 1061
03D4 1062      : INPUT PARAMETERS:
03D4 1063      :
03D4 1064      : R4      Address of first device CSR
03D4 1065      : R5      Address of UCB
03D4 1066
03D4 1067      : IMPLICIT INPUTS:
03D4 1068      :
03D4 1069      : Offset UCB$D_DCR in the UCB contains the device DCR register
03D4 1070
03D4 1071      : OUTPUT PARAMETERS:
03D4 1072      :
03D4 1073      : None
03D4 1074
03D4 1075      : IMPLICIT OUTPUTS:
03D4 1076      :
03D4 1077      : None
03D4 1078
03D4 1079      : COMPLETION CODES:
03D4 1080      :
03D4 1081      : None
03D4 1082
03D4 1083      : SIDE EFFECTS:
03D4 1084      :
03D4 1085      : None
03D4 1086      :--
03D4 1087
03D4 1088      : HANDLE_INT:
03D4 1089      : IOFORK
03DA 1090
03DA 1091      : Clear FORK interlock, get DCR from UCB, and clear DCR in UCB.
03DA 1092      : This clear must be performed by a BICL as it is possible for
03DA 1093      : the interrupt service routine to OR in additional bits
03DA 1094      : between the get DCR and the clear DCR. These additional bits
03DA 1095      : will be handled by the next interrupt.
03DA 1096
03DA 1097      : SETIPL UCB$B_DIPL(R5)      : Raise IPL to prevent race condition
03DE 1098      : BICW  #UCB_M_FKLOCK,-    : Clear fork interlock
03E0 1099      : UCB$D_DEVSTS(R5)
```

02 AA
68 A5


```
52 00A0 C5 D0 03E2 1100      MOVL   UCBSL_DCR(R5),R2      ; Get DCR from UCB
00A0 C5 52 CA 03E7 1101      BICL   R2,UCBSL_DCR(R5)      ; Clear DCR in UCB
                                SETIPL UCBSB_FIPL(R5)      ; Lower to fork IPL
00A8 C5 52 D0 03F0 1103      MOVL   R2,UCBSL_SAVDCR(R5)      ; Save DCR for reg. dump routine
                                03F5 1104
53 58 A5 D0 03F5 1105      MOVL   UCBSL_IRP(R5),R3      ; Get address of IRP (if there is one)
50 01 3C 03F9 1106      MOVZWL #SS$_NORMAL,R0      ; Assume success
51 D4 03FC 1107      CLRL   R1      ; Clear second half of I/O status block
                                03FE 1108
                                03FE 1109      ; Now test for cause of interrupt. The possibilities are:
                                03FE 1110      1) Power up interrupt
                                03FE 1111      2) Power down interrupt
                                03FE 1112      3) Abort interrupt
                                03FE 1113      4) Packet interrupt
                                03FE 1114
                                03FE 1115      ; Test for power up interrupt
                                03FE 1116
0D 52 16 E1 03FE 1117      BBC     #DR_DCR_V_PWR_UP,R2,20$ ; Branch if not power up interrupt
68 A5 01 A8 0402 1118      BICW   #UCB_M_ADPPWROP,UCBSW_DEVSTS(R5) ; Set adapter power up bit
05 52 11 E1 0406 1119      BBC     #DR_DCR_V_DCRHLT,R2,20$ ; Branch if device is not halted
50 0364 8F 3C 040A 1120      MOVZWL #SS$_POWERFAIL,R0 ; Load powerfail status
                                040F 1121
                                040F 1122 20$:      ; Test for power down interrupt
                                040F 1123
0D 52 17 E1 040F 1124      BBC     #DR_DCR_V_PWR_DN,R2,30$ ; Branch if not power down interrupt
68 A5 01 AA 0413 1125      BICW   #UCB_M_ADPPWROP,UCBSW_DEVSTS(R5) ; Clear adapter power up bit
64 A5 20 A8 0417 1126      BICW   #UCBSM-POWER,UCBSW_STS(R5) ; Set powerfail bit in UCB
50 0364 8F 3C 041B 1127      MOVZWL #SS$_POWERFAIL,R0 ; Load powerfail status
                                0420 1128
                                0420 1129 30$:      ; Skip remaining code if we don't have an IRP (UCB is not busy).
                                0420 1130
                                0420 1131      BBC     #UCBSV_BSY,- ; Branch if we don't have an IRP
49 64 A5 E1 0422 1132      UCBSW_STS(R5),DONE
                                0425 1133
                                0425 1134      ; Test for Abort Interrupt
                                0425 1135
03 52 12 E1 0425 1136      BBC     #DR_DCR_V_DCRABT,R2,40$ ; Branch if not abort interrupt
0086 30 0429 1137      BSBW   ABORT_INT ; Handle abort interrupt
                                042C 1138
                                042C 1139 40$:      ; Test for packet interrupt
                                042C 1140
0F 52 13 E1 042C 1141      BBC     #DR_DCR_V_PKTINT,R2,60$ ; Branch if not packet interrupt
3F BB 0430 1142      PUSHR  #^M<R0,R1,R2,R3,R4,R5> ; Have packet int. Save registers.
00F6 30 0432 1143      BSBW   QUEUE_PKT_AST ; Queue packet AST
05 50 E8 0435 1144      BLBS   R0,50$ ; Success
51 D4 0438 1145      CLRL   R1 ; Failure to queue AST
6E 50 7D 043A 1146      MOVQ   R0,(SP) ; Store status
3F BA 043D 1147      POPR   #^M<R0,R1,R2,R3,R4,R5> ; Restore registers
                                043F 1148
                                043F 1149 50$:
                                043F 1150 60$:      ; Come here with I/O status block in R0 and R1. If DR is halted,
                                043F 1151      ; send IRP to request complete. If the DR is not halted, return
                                043F 1152      ; if status is success and abort the DR if the status is failure
                                043F 1153      ; or if an abort is pending.
59 52 11 E0 043F 1154      BBS    #DR_DCR_V_DCRHLT,R2,- ; Branch if device is halted
02 E0 0443 1155      REQ_COMPLETE ; to request complete
                                0443 1156      BBS    #UCB_V_ABORT,- ; Branch if an abort is pending
```

```
08 68 A5    0445 1157    UCBSW DEVSTS(R5),WAIT
23 50      EB 0448 1158    BLBS    R0,DONE          ; If status is success, return
                044B 1159
                044B 1160 ABORT:    ; Abort the device by setting ext. abort. Save the status in R0 in
                044B 1161    ; the UCB for use when the device interrupts with an abort interrupt.
                044B 1162    ; Note that this entry is called as a subroutine by CANCEL_IO
                044B 1163
00A4 C5    50  DO 044B 1164    MOVL    R0,UCBSL_SAVSTATUS(R5) ; Save status in UCB
64 2000 8F 3C 0450 1165 WAIT:    DSBINT    ; Disable interrupts
68 A5    04 AB 0456 1166    MOVZWL #DCR_K_SETEXTABT,DR_DCR(R4) ; Abort the device
0A 68 A5    01 EO 045B 1167    BISW    #UCB_M_ABORT,UCBSW_DEVSTS(R5); Set the abort pending bit
                045F 1168    BBS      #UCB_V_FKLOCK,    ; Don't wait for interrupt if
                0461 1169    UCBSW DEVSTS(R5),DONE ; we already have one
                0464 1170    WFIKPCH TIMEOUT,#2 ; Wait for interrupt - 2 second timeout
                046E 1171
                046E 1172
                046E 1173 DONE:    ; Common return
                046E 1174
05 046E 1175    RSB
                046F 1176
                046F 1177
                046F 1178 TIMEOUT:
                046F 1179    ; Come here (at device IPL) on timeout or powerfail while
                046F 1180    ; waiting for an abort interrupt.
                046F 1181
00A8 C5    64  DO 046F 1182    MOVL    DR_DCR(R4),UCBSL_SAVDCR(R5) ; Save DCR for reg. dump routine
64 4000 8F 3C 0474 1183    MOVZWL #DCR_K_RESET,DR_DCR(R4) ; Reset DR32
64 0600 8F 3C 0479 1184    MOVZWL #DCR_K_SETINTENB,DR_DCR(R4) ; Enable interrupts
50 022C 8F 3C 047E 1185    SETIPL    UCBSB_FIPL(R5) ; Drop to fork IPL
05 64 A5    05 F1 0482 1186    MOVZWL #SSS_TIMEOUT,R0 ; Assume timeout status
50 0364 8F 3C 0487 1187    BBC      #UCBSV_POWER,UCBSW_STS(R5),10$ ; Branch if not powerfail
51 00A4 C5    DO 048C 1188    MOVZWL #SSS_POWERFAIL,R0 ; Set powerfail status
00000000'GF 16 0491 1189 10$:    MOVL    UCBSL_SAVSTATUS(R5),R1 ; Store saved status (reason for abort) in R
                0496 1190    JSB      G^ERL$DEVICTMO ; Error log timeout
                049C 1191    ; Fall through to complete request
                049C 1192
                049C 1193
                049C 1194 REQ_COMPLETE:
68 A5    04 AA 049C 1195    BICW    #UCB_M_ABORT,UCBSW_DEVSTS(R5) ; Clear abort pending bit
7E 50      7D 04A0 1196    MOVQ    R0,-(SP) ; Save R0 and R1 (I/O status block)
00000000'GF 16 04A3 1197    JSB      G^IOC$DIAGBUFILL ; Fill diagnostic buffer (if specified)
50 8E      7D 04A9 1198    MOVQ    (SP)+,R0 ; Restore R0 and R1
                04AC 1199    ; Complete the IRP. R0 and R1
                04B2 1200    ; contain I/O status block.
```

```
0482 1202      .SBTTL ABORT_INT - Handle abort interrupts
0482 1203
0482 1204      ++
0482 1205      FUNCTIONAL DESCRIPTION:
0482 1206
0482 1207      This routine handles abort interrupts. It distinguishes among
0482 1208      four cases. These are:
0482 1209          1) Driver abort
0482 1210          2) User and far end device errors
0482 1211          3) Parity errors
0482 1212          4) Other DR32 errors (such as bus errors)
0482 1213      This routine's main purpose is to identify the cause of the abort
0482 1214      and to return appropriate status in R0 and R1 for use as the
0482 1215      I/O status block.
0482 1216      This routine also error logs parity errors and DR32 errors (cases
0482 1217      3 and 4 above).
0482 1218
0482 1219      CALLING SEQUENCE:
0482 1220
0482 1221      BSBB      ABORT_INT
0482 1222
0482 1223      INPUT PARAMETERS:
0482 1224
0482 1225      R2      Contents of DCR
0482 1226      R4      Address of first device CSR
0482 1227      R5      Address of UCB
0482 1228
0482 1229      IMPLICIT INPUTS:
0482 1230
0482 1231      Offset UCBSL_SAVSTATUS in the UCB contains the status for driver aborts
0482 1232
0482 1233      OUTPUT PARAMETERS:
0482 1234
0482 1235      R0      First longword of I/O status block
0482 1236      R1      Second longword of I/O status block
0482 1237
0482 1238      IMPLICIT OUTPUTS:
0482 1239
0482 1240      None
0482 1241
0482 1242      COMPLETION CODES:
0482 1243
0482 1244      R0      contains status left in UCBSL_SAVSTATUS for driver aborts,
0482 1245      SSS_DEVREQERR for user and far end device errors,
0482 1246      SSS_PARITY for parity errors, and
0482 1247      SSS_CTRLERR for other errors.
0482 1248
0482 1249      R1      0 for driver aborts, and
0482 1250      a combination of bits from the DCR, UTILITY, and DSL
0482 1251      registers for all other errors.
0482 1252
0482 1253      SIDE EFFECTS:
0482 1254
0482 1255      None
0482 1256      --
0482 1257
0482 1258      ABORT_INT:
```



```

05      12      051D      1316      XFSM_IOS_INVDDI!-      ; invalid DDI command,
051D      1317      XFSM_IOS_LENERR!-      ; length error,
051D      1318      <XFSM_IOS_DDIERR @ -      ; and DDI error.
051D      1319      XFSV_IOS_DDISTS>,R1      ; (DDIERR bit must be shifted over)
05      12      051D      1320      BNEQ      70$      ; Have one of those
051F      1321      ; Note: Branch to 80$ if
051F      1322      ; SSS_DEVREQERR errors should
051F      1323      ; not be error logged.
051F      1324
051F      1325
051F      1326      ;
051F      1327      ; None of the error bits are set so we have to treat it as a
051F      1328      ; controller error (SSS_CTRLERR). Fall through to ...
051F      1329      ;
50      0054 8F      3C      051F      1330      60$:      MOVZWL      #SSS_CTRLERR,R0      ; Status
00000000'GF      16      0524      1331      70$:      JSB          G^ERL$DEVICERR      ; Log device error
052A      1332
052A      1333      80$:      ; Common return
052A      1334
052A      1335
05      052A      1336      RSB

```

052B 1338 .SBTTL QUEUE_PKT_AST - Queue packet AST
052B 1339
052B 1340
052B 1341
052B 1342
052B 1343
052B 1344
052B 1345
052B 1346
052B 1347
052B 1348
052B 1349
052B 1350
052B 1351
052B 1352
052B 1353
052B 1354
052B 1355
052B 1356
052B 1357
052B 1358
052B 1359
052B 1360
052B 1361
052B 1362
052B 1363
052B 1364
052B 1365
052B 1366
052B 1367
052B 1368
052B 1369
052B 1370
052B 1371
052B 1372
052B 1373
052B 1374
052B 1375
052B 1376
052B 1377
052B 1378
052B 1379
052B 1380
052B 1381
052B 1382
052B 1383
052B 1384
052B 1385
052B 1386
052B 1387
052B 1388
052B 1389
052F 1390
0535 1391
0539 1392
053C 1393
053F 1394

..++
FUNCTIONAL DESCRIPTION:

This routine is called to queue an AST to the user process and set an event flag to indicate that a packet was placed on the process's termination queue. Both queueing the AST and setting the event flag are optional; either or both may occur. An AST is queued if a packet AST address is specified in the I/O packet and the event flag is set if the modifier IOS_SETEVF is present in the I/O subfunction code. Note that this routine forks to Queue AST IPL before queueing the AST or setting the event flag.

CALLING SEQUENCE:

BSBW QUEUE_PKT_AST

INPUT PARAMETERS:

R3 Address of I/O packet
R5 Address of UCB

IMPLICIT INPUTS:

Various fields in the I/O packet

OUTPUT PARAMETERS:

R0 Completion code

IMPLICIT OUTPUTS:

None

COMPLETION CODES:

SS\$NORMAL Normal successful completion
SS\$INSFMEM Insufficient dynamic memory (to allocate an ACB)
SS\$EXQUOTA Exceeded AST quota

SIDE EFFECTS:

R1,R2,R3,R4 and R5 are not preserved. REPEAT R5!!!

QUEUE_PKT_AST:

; Make sure the process has enough AST quota to allocate
; a FORK/AST block.

55	0C	A3	3C	052B	1389	MOVZWL	IRP\$P PID(R3), R5	; Get process index
00000000	'GF	DD	052F	1390	PUSHL	G*SCH\$GL PCBV\$C	; Push address of PCB table	
55	9E	45	DD	0535	1391	MOVL	@(SP)+[R5], R5	; Get PCB address
50	1C	3C	0539	1392	MOVZWL	#SS\$ EXQUOTA, R0	; Assume error	
38	A5	B5	053C	1393	TSTW	PCBV\$Q_ASTCNT(R5)	; Enough AST quota left?	
1E	15	053F	1394		BLEQ	10\$; No!	


```
38 A5 B7 0541 1395      DECW    PCBSW_ASTCNT(R5)      ; Yes, take one away
                                0544 1396
                                0544 1397
                                0544 1398
51 00C4 8F 3C 0544 1399      MOVZWL  #IRPSK_LENGTH,R1      ; Length = an I/O pkt because it's fast
                                53 DD 0549 1400      PUSHL   R3              ; Save R3
00000000'GF 16 054B 1401      JSB     G^EXESALONONPAGED    ; Returns pointer to packet in R2
                                53 BED0 0551 1402      POPL    R3              ; Restore R3
                                09 50 E8 0554 1403      BLBS    R0,20$          ; Successful allocation
50 0124 8F 3C 0557 1404      MOVZWL  #SS$ _INSFMEM,R0      ; Error - insufficient dynamic memory!
                                38 A5 B6 055C 1405      INCW    PCBSW_ASTCNT(R5)    ; Add 1 back to AST quota
                                05 055F 1406      RSB              ; Error return
                                0560 1407      10$:
                                0560 1408      20$:
                                0560 1409      ; Put size and type into packet and then fork to Queue AST IPL
                                0560 1410      ; which returns success status to caller
                                0560 1411      ASSUME IRPSB_TYPE EQ IRPSW_SIZE+2
                                0560 1412      ASSUME FKB$B_FIPL EQ IRPSB_RMOD
                                0560 1413
08 A2 000200C4 8F D0 056D 1414      MOVL    #<DYN$C_ACB@16>+IRPSK_LENGTH,IRPSW_SIZE(R2) ; Size and type
                                08 A2 06 90 056B 1415      MOVVB   #IPL$ _QUEUEAST,FKB$B_FIPL(R2) ; Set fork IPL = Queue AST IPL
                                55 52 D0 056C 1416      MOVL    R2,R5              ; R5 must point to fork block
                                50 01 3C 056F 1417      MOVZWL  #SS$ _NORMAL,R0      ; Return normal status to caller
                                0572 1418      FORK              ; Fork!
                                057B 1419
                                057B 1420      ; Build AST control block in preparation for queueing AST.
                                057B 1421      ; R3 points to I/O packet, R5 points to AST control block.
                                057B 1422
                                057B 1423      ASSUME IRPSL_PKTASTPRM EQ IRPSL_PKTASTADR+4
                                057B 1424      ASSUME ACBSL_ASTPRM EQ ACBSL_AST+4
                                057B 1425
51 0C A3 D0 057B 1426      MOVL    IRPSL_PID(R3),R1      ; Get PID and save for SCH$POSTEF
0C A5 51 D0 057C 1427      MOVL    R1,ACBSL_PID(R5)      ; Store PID in ACB
                                40 A3 7D 0580 1428      MOVQ    IRPSL_PKTASTADR(R3),-    ; Store packet AST address and parameter
                                10 A5 0583 1429      ACBSL_AST(R5)      ; in ACB
                                08 A3 90 0585 1430      MOVVB   IRPSB_RMOD(R3),-    ; Store access mode
                                08 A5 058B 1431      ACBSB_RMOD(R5)
08 A5 40 8F 88 058A 1432      BISB    #ACBSM_QUOTA,ACBSB_RMOD(R5) ; Set AST quota accounting flag
                                058F 1433      30$:
                                058F 1434      ; Now post event flag if subfunction code specifies it
                                058F 1435
                                058F 1436      MOVZBL  #PRIS _IOCOM,R2      ; Priority incr. class = I/O complete
0A 20 A3 06 E1 0592 1437      BBC     #IOSV_SETEVF,IRPSW_FUNC(R3),40$ ; Br. if don't post event flag
53 22 A3 9A 0597 1438      MOVZBL  IRPSB_EFN(R3),R3      ; Get event flag number
00000000'GF 16 059B 1439      JSB     G^SCH$POSTEF      ; Post event flag
                                05A1 1440      40$:
                                05A1 1441      ; Now either queue AST or deallocate AST control block.
                                05A1 1442
                                05A1 1443      TSTL    ACBSL_AST(R5)      ; Is AST specified? (Address non-zero)?
                                06 13 05A4 1444      BEQL    50$              ; No, deallocate ACB
00000000'GF 17 05A6 1445      JMP     G^SCH$QAST      ; Yes, queue AST. SCH$QAST returns to
                                05AC 1446      ; caller.
                                05AC 1447
                                05AC 1448      50$:
                                05AC 1449      ; Don't give AST, so deallocate packet.
52 0C A5 3C 05AC 1450      MOVZWL  ACBSL_PID(R5),R2      ; But first increment AST quota
00000000'GF DD 05B0 1451      PUSHL   G^SCH$GL_PCBVEC      ; Push address of PCB table
```

XFDRIVER
V04-000

- DR32 DRIVER
QUEUE_PKT_AST - Queue packet AST

K 1

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 31
(10)

52	9E42	D0	05B6	1452	MOVL	@(SP)+[R2],R2	; Get PCB address
	38 A2	B6	05BA	1453	INCW	PCBSW_ASTCNT(R2)	; Increment AST quota
50	55	D0	05BD	1454	MOVL	R5,R0	; Address of packet
00000000	'GF	17	05C0	1455	JMP	G^EXESDEANONPAGED	; Deallocate packet.
			05C6	1456			; returns to caller.

XFDRIIVER
V04-000

- DR32 DRIVER
CANCEL_IO - Cancel I/O routine

M 1

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIIVER.MAR;1

Page 33
(11)

```
54 24 A5 D0 05DE 1515      MOVL   UCBSL CRB(R5),R4      ; Get pointer to CRB
54 2C B4 D0 05E2 1516      MOVL   @CRB$C_INTD+VEC$SL_IDB(R4),R4 ; Get address of 1st device CSR
50 2C 3C 05E6 1517      MOVZWL  #SS$ ABORT,R0      ; Status
FE5F 30 05E9 1518      BSBW    ABORT      ; Abort device
54 BED0 05EC 1519      POPL     R4      ; Restore R4
      05 05EF 1520
      05 05EF 1521 60$:   RSB
```



```
05F0 1523 .SBTTL REGDUMP - Register Dump Routine
05F0 1524
05F0 1525
05F0 1526 :++
05F0 1527 : FUNCTIONAL DESCRIPTION:
05F0 1528 : This routine copies relevant DR32 registers into either a diagnostic
05F0 1529 : buffer or an error log buffer. It is called from the error logging
05F0 1530 : routine and from the diagnostic buffer fill routine.
05F0 1531
05F0 1532 : CALLING SEQUENCE:
05F0 1533 :
05F0 1534 : JSB REGDUMP
05F0 1535
05F0 1536 : INPUT PARAMETERS:
05F0 1537 :
05F0 1538 : R0 Address of buffer to store registers
05F0 1539 : R4 Address of first device CSR
05F0 1540 : R5 Address of UCB
05F0 1541
05F0 1542 : IMPLICIT INPUTS:
05F0 1543 :
05F0 1544 : None
05F0 1545
05F0 1546 : OUTPUT PARAMETERS:
05F0 1547 :
05F0 1548 : None
05F0 1549
05F0 1550 : IMPLICIT OUTPUTS:
05F0 1551 :
05F0 1552 : None
05F0 1553
05F0 1554 : COMPLETION CODES:
05F0 1555 :
05F0 1556 : None
05F0 1557
05F0 1558 : SIDE EFFECTS:
05F0 1559 :
05F0 1560 : None
05F0 1561 :--
05F0 1562
05F0 1563 REGDUMP:
05F0 1564 BBS #UCB_V_DR750,-
05F2 1565 UCB$_DEVSTS(R5),10$ : If set, yes DR750
05F5 1566
05F5 1567 MOVL #15,R2 : Number of reg. in first DR780 group
05F8 1568 BRB 20$ : Go start
05FA 1569
05FA 1570 10$: MOVL #7,R2 : Number of reg. in first DR750 group
05FD 1571
05FD 1572 20$: MOVL #40,(R0)+ : Store number of registers to be saved
0600 1573 MOVL UCB$_SAVDCR(R5),(R0)+ : Store copy of saved DCR
0605 1574
0605 1575 MOVAL DR_UTL(R4),R1 : Address of first register group
0609 1576 30$: MOVL (RT)+(R0)+ : Store next register
060C 1577 SOBGTR R2,30$ : Repeat
060F 1578
060F 1579 BBS #UCB_V_DR750,-
```

05	68	A5	E0	05F0	1564	BBS	#UCB_V_DR750,-		
				05F2	1565		UCB\$_DEVSTS(R5),10\$:	If set, yes DR750
	52	0F	D0	05F5	1567	MOVL	#15,R2	:	Number of reg. in first DR780 group
		03	11	05F8	1568	BRB	20\$:	Go start
	52	07	D0	05FA	1569				
				05FA	1570	10\$: MOVL	#7,R2	:	Number of reg. in first DR750 group
				05FD	1571				
	80	28	D0	05FD	1572	20\$: MOVL	#40,(R0)+	:	Store number of registers to be saved
80	00A8	C5	D0	0600	1573	MOVL	UCB\$_SAVDCR(R5),(R0)+	:	Store copy of saved DCR
				0605	1574				
51	04	A4	DE	0605	1575	MOVAL	DR_UTL(R4),R1	:	Address of first register group
	80	81	D0	0609	1576	30\$: MOVL	(RT)+(R0)+	:	Store next register
	FA	52	F5	060C	1577	SOBGTR	R2,30\$:	Repeat
				060F	1578				
	03	E0	060F	1579		BBS	#UCB_V_DR750,-		

10 68 A5	0611 1580	UCBSW_DEVSTS(R5),50\$: If set, then DR750
	0614 1581		
51 52 18 D0	0614 1582	MOVL #24,R2	: Number of registers in second group
0400 C4 DE	0617 1583	MOVAL DR_780_DSL(R4),R1	: Address of second register group
80 81 D0	061C 1584 40\$:	MOVL (RT)+(R0)+	: Store next register
FA 52 F5	061F 1585	SOBGTR R2,40\$: Repeat
10 11	0622 1586	BRB 70\$	
	0624 1587		
52 20 D0	0624 1588 50\$:	MOVL #32,R2	: Number of registers in second group
08 A4 D4	0627 1589	CLRL DR_WCSA(R4)	: Set indirect register address to zero
51 0C A4 DE	062A 1590	MOVAL DR_WCSD(R4),R1	: Address of data register
80 61 D0	062E 1591 60\$:	MOVL (RT)+(R0)+	: Stores next register and bumps address
FA 52 F5	0631 1592	SOBGTR R2,60\$: Repeat
	0634 1593		
05 0634 1594 70\$:	0634 1594	RSB	

```
0635 1596      .SBTTL UNIT_INIT - Unit Initialization
0635 1597
0635 1598      :++
0635 1599      : FUNCTIONAL DESCRIPTION:
0635 1600
0635 1601      : This routine is entered when the driver is loaded and on
0635 1602      : system power recovery. On driver load, it initializes
0635 1603      : the UCB and sets the protection on the page containing
0635 1604      : the GO bit to user writeable. It also determines which cpu type
0635 1605      : it is running on (11/780 or 11/750) and sets a bit in
0635 1606      : UCBSW_DEVSTS to indicate which one.
0635 1607      : On power recovery, it simply returns. Power recovery is actually
0635 1608      : handled in the interrupt handler.
0635 1609
0635 1610      : CALLING SEQUENCE:
0635 1611      :
0635 1612      :     JSB     UNIT_INIT
0635 1613
0635 1614      : INPUT PARAMETERS:
0635 1615      :
0635 1616      :     R5      Address of UCB
0635 1617
0635 1618      : IMPLICIT INPUTS:
0635 1619      :
0635 1620      :     None
0635 1621
0635 1622      : OUTPUT PARAMETERS:
0635 1623      :
0635 1624      :     None
0635 1625
0635 1626      : IMPLICIT OUTPUTS:
0635 1627      :
0635 1628      :     None
0635 1629
0635 1630      : COMPLETION CODES:
0635 1631      :
0635 1632      :     None
0635 1633
0635 1634      : SIDE EFFECTS:
0635 1635      :
0635 1636      :     R0, R1, R2, AND R4 ARE NOT PRESERVED
0635 1637      :--
0635 1638
0635 1639      : UNIT_INIT:
0635 1640      : ; Determine if this is initial loading or a power recovery.
0635 1641
0635 1642      : BBS     #UCBSV_POWER,UCBSW_STS(R5),INIT_DONE ; Branch if power recovery
0635 1643
0635 1644      : ; Get address of IDB and first device CSR
0635 1645
0635 1646      : MOVL    UCBSL_CRB(R5),R1 ; Get address of CRB
0635 1647      : MOVL    CRBSL_INTD+VECSL_IDB(R1),R2 ; Get address of IDB
0635 1648      : MOVL    IDBSL_CSR(R2),R4 ; Get address of first device CSR
0635 1649
0635 1650      : ; Make UCB owner of IDB and reset DR.
0635 1651
0635 1652      : MOVL    R5,IDBSL_OWNER(R2) ; Make UCB owner of IDB
```

SD 64 A5 05 E0

51 24 A5 D0

52 2C A1 D0

54 62 D0

04 A2 55 D0

```

64 4000 8F 3C 0649 1653 MOVZWL #DCR_K_RESET,DR_DCR(R4) ; Reset DR
64 0600 8F 3C 064E 1654 MOVZWL #DCR_K_SETINTENB,DR_DCR(R4) ; Enable interrupts
                                0653 1655
                                0653 1656 ; Set protection on page containing GO bit to user mode writeable.
                                0653 1657
51 50 0200 C4 DE 0653 1658 MOVAL DR_USER(R4),R0 ; Get address of GO bit
52 50 15 09 EF 0658 1659 EXTZV #VASS_VPN,#VASS_VPN,R0,R1 ; Get virtual page number
    00000000 GF DO 065D 1660 MOVL G^MMG$GL_SPTBASE,R2 ; Get address of system page table
    52 6241 DE 0664 1661 MOVAL (R2)[R1],R2 ; Get address of PTE that maps GO bit
    1B 04 FD 0668 1662 INSV #PRT$C_UW,#PTESV_PROT,- ; Set protection in appropriate PTE
    62 04 0668 1663 #PTESV_PROT,(R2)
                                066D 1664 INVALID R0 ; Invalidate translation buffer
                                0670 1665
                                0670 1666 ; Assume adapter has power so set adapter power up bit
                                0670 1667
68 A5 01 A8 0670 1668 BISW #UCB_M_ADPPWRUP,UCBSW_DEVSTS(R5)
                                0674 1669
                                0674 1670 ; Now determine which type of DR32 we have by seeing
                                0674 1671 ; what type of cpu we have. Currently, the only DR32s
                                0674 1672 ; supported are the DR780 and the DR750. If we (somehow) get
                                0674 1673 ; any other cpu type, about all we can do is not set the online
                                0674 1674 ; bit in the UCB. Also note that we set a bit in the UCB
                                0674 1675 ; to indicate which type of DR32 we have. In the rest of the driver
                                0674 1676 ; we key off of this bit, rather than using the CPUDISP macro.
                                0674 1677
                                0674 1678 ASSUME DTS_DR750 EQ DTS_DR780+1
                                0674 1679
41 A5 02 90 0674 1680 MOVB #DTS_DR780,UCBSB_DEVTYPE(R5) ; Assume device type is DR780
                                0678 1681
                                0678 1682 CPUDISP <DR_780,DR_750,DR_730,DR_790> ; * Dispatch on CPU type *
                                068C 1683
                                068C 1684 DR_750: INCB UCBSB_DEVTYPE(R5) ; Make device type be DR750
68 A5 08 A8 068F 1685 BISW #UCB_M_DR750,UCBSW_DEVSTS(R5) ; Set DR750 bit in UCB
                                0693 1686 ; Fall through to ...
                                0693 1687
                                0693 1688 DR_790: ; Same action as for DR780.
                                0693 1689 DR_780: BISW #UCBSM_ONLINE,UCBSW_STS(R5) ; Set online bit
                                0697 1690
                                0697 1691 DR_730:
                                0697 1692
                                0697 1693 DR_END: ; * End of cpu dependent code *
                                0697 1694
                                0697 1695 INIT_DONE:
05 0697 1696 RSB
                                0698 1697
                                0698 1698
                                0698 1699
                                0698 1700 XF_END: ; End of driver
                                0698 1701
                                0698 1702
                                0698 1703 .END
```


XFDRIVER
Symbol table

- DR32 DRIVER

E 2

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 38
(13)

```

$$$ = 00000020 R 02
$$OP = 00000002
ABORT = 00000448 R R 03
ABORT_INT = 00000482 R R 03
ABORT_IO = 00000196 R 03
ACBSB_RMOD = 00000008
ACBSL_AST = 00000010
ACBSL_ASTPRM = 00000014
ACBSL_PID = 0000000C
ACBSM_QUOTA = 00000040
ACCESS_VIO = 00000193 R 03
ALL_OK = 000001A5 R 03
ATS_DR = 00000002
BUGS_UNSUPRTCPU = *****
CANCEL_IO = 000005C6 R X 03
CRBSL_INTD = 00000024
DCS_REALTIME = 00000060
DCR_K_CLRABTINT = 00000400
DCR_K_CLRHLT = 00000700
DCR_K_CLRPKTINT = 00003000
DCR_K_CLRPWRDN = 00000200
DCR_K_CLRPWRUP = 00000100
DCR_K_RESET = 00004000
DCR_K_SETTEXTABT = 00002000
DCR_K_SETINTENS = 00000600
DDBSL_DDT = 0000000C
DEVSM_AVL = ***** X 02
DEVSM_ELG = ***** X X 02
DEVSM_IDV = ***** X X 02
DEVSM_ODV = ***** X X 02
DEVSM_RTM = ***** X 02
DONE = 0000046E R 03
DPTSC_LENGTH = 00000038
DPTSC_VERSION = 00000004
DPT$INITAB = 00000038 R R 02
DPT$REINITAB = 00000048 R R 02
DPT$TAB = 00000000 R 02
DR750_MAXRATE = 000000FC
DR780_MAXRATE = 000000FB
DR_730 = 00000697 R 03
DR_750 = 0000068C R 03
DR_750_BFRBVA = 00000006
DR_750_BFRLEN = 00000007
DR_750_BFRSVAPT = 00000008
DR_750_CMDBVA = 00000003
DR_750_CMDLEN = 00000004
DR_750_CMDSVAPT = 00000005
DR_750_DSL = 00000000
DR_750_GBR = 00000002
DR_750_SBR = 00000001
DR_780 = 00000693 R 03
DR_780_BFRBVA = 00000418
DR_780_BFRLEN = 0000041C
DR_780_BFRSVAPT = 00000420
DR_780_CMDBVA = 0000040C
DR_780_CMDLEN = 00000410
DR_780_CMDSVAPT = 00000414

```

```

DR_780_DSL = 00000400
DR_780_GBR = 00000408
DR_780_SBR = 00000404
DR_790 = 00000693 R 03
DR_DCR = 00000000
DR_DCR_M_DCRABT = 00040000
DR_DCR_M_DCRHLT = 00020000
DR_DCR_M_ENPEAB = 08000000
DR_DCR_M_ID1ERR = 00001000
DR_DCR_M_ID1TO = 00004000
DR_DCR_M_ID2ERR = 00000100
DR_DCR_M_ID2TO = 00000400
DR_DCR_M_PARERR = 80000000
DR_DCR_M_PKTINT = 00080000
DR_DCR_M_PWR_DN = 00800000
DR_DCR_M_PWR_UP = 00400000
DR_DCR_V_DCRABT = 00000012
DR_DCR_V_DCRHLT = 00000011
DR_DCR_V_EXTABT = 00000018
DR_DCR_V_PKTINT = 00000013
DR_DCR_V_PWR_DN = 00000017
DR_DCR_V_PWR_UP = 00000016
DR_DCR_V_RDS = 0000000F
DR_DCR_V_WCSPE = 0000001C
DR_DDIBCNT = 0000001C
DR_END = 00000697 R 03
DR_SBIADR = 00000014
DR_SBIBCNT = 00000018
DR_USER = 00000200
DR_UTL = 00000004
DR_UTL_M_ENPEAB = 08000000
DR_UTL_M_PARERR = 80000000
DR_UTL_M_VALID = 00000800
DR_UTL_V_PARERR = 0000001F
DR_UTL_V_WCSPE = 0000001C
DR_WCSA = 00000008
DR_WCSA_M_SEL = 00000001
DR_WCSA_M_WCS = 80000000
DR_WCSA_V_ADDR = 00000001
DR_WCSA_V_SEL = 00000000
DR_WCSD = 0000000C
DTS_DR750 = 00000003
DTS_DR780 = 00000002
DYN$C_ACB = 00000002
DYN$C_CRB = 00000005
DYN$C_DDB = 00000006
DYN$C_DPT = 0000001E
DYN$C_IRPE = 0000002C
DYN$C_UCB = 00000010
EMBSL_DV_REGSAV = 0000004E
ERL$DEVICERR = ***** X 03
ERL$DEVICTMO = ***** X X 03
EXESABORTIO = ***** X X 03
EXESALLOCIRP = ***** X X 03
EXESALONONPAGED = ***** X X 03
EXESDEANONPAGED = ***** X X 03
EXESFINISHIOC = ***** X 03

```

XFDRIVER
Symbol table

- DR32 DRIVER

F 2

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 39
(13)

EXESFORK	*****	X	03
EXESGB_CPUTYPE	*****	X	03
EXESIOFORK	*****	X	03
EXESMODIFYLOCKR	*****	X	03
EXESQIODRVPKT	*****	X	03
EXESWRITELOCK	*****	X	03
FINISH_IO	0000019C	R	03
FKBSB_FIPL	= 0000000B		
FUNCTABLE	00000038	R	03
FUNCTAB_LEN	= 00000028		
HANDLE_INT	000003D4	R	03
IDBSL_CSR	= 00000000		
IDBSL_OWNER	= 00000004		
INIT_DONE	00000697	R	03
INTERRUPT_SVC	00000366	R	03
IOSV_SETEVF	= 00000006		
IOS_LOADMCODE	= 00000001		
IOS_STARTDATA	= 00000038		
IOS_STARTDATAP	= 00000006		
IOS_VIRTUAL	= 0000003F		
IOCSDIAGBUFILL	*****	X	03
IOCSGW_XFMXRATE	*****	X	03
IOCSMNTVER	*****	X	03
IOCSREQCOM	*****	X	03
IOCSRETURN	*****	X	03
IOCSWFIKPCN	*****	X	03
IPLS_QUEUEAST	= 00000006		
IRPSB_EFN	= 00000022		
IRPSB_FLAGS	= 0000003D		
IRPSB_RATE	= 0000003C		
IRPSB_RMOD	= 0000000B		
IRPSB_TYPE	= 0000000A		
IRPSK_LENGTH	= 000000C4		
IRPSL_ABCNT	= 00000040		
IRPSL_EXTEND	= 00000054		
IRPSL_IOST2	= 0000003C		
IRPSL_OBCNT	= 00000044		
IRPSL_PID	= 0000000C		
IRPSL_PKTASTADR	= 00000040		
IRPSL_PKTASTPRM	= 00000044		
IRPSL_SVAPTE	= 0000002C		
IRPSM_EXTEND	= 00000800		
IRPSW_CHAN	= 00000028		
IRPSW_FUNC	= 00000020		
IRPSW_SIZE	= 00000008		
IRPSW_STS	= 0000002A		
IRPESB_TYPE	= 0000000A		
IRPESL_BBLKADR	= 00000048		
IRPESL_BCNT1	= 00000034		
IRPESL_BCNT2	= 00000040		
IRPESL_CBLKADR	= 00000044		
IRPESL_SVAPTE1	= 0000002C		
IRPESL_SVAPTE2	= 00000038		
IRPESW_BOFF1	= 00000030		
IRPESW_BOFF2	= 0000003C		
IRPESW_STS	= 0000002A		
LOAD_MICROCODE	00000060	R	03

LOCK_BFR	00000215	R	03
MASKR	= 01000000		
MASKL	= 00000040		
MMG\$GL_GPTBASE	*****	X	03
MMG\$GL_SPTBASE	*****	X	03
MMG\$UNLOCK	*****	X	03
P1	= 00000000		
P2	= 00000004		
P3	= 00000008		
PCBSL_PID	= 00000060		
PCBSW_ASTCNT	= 00000038		
PRS_IPL	= 00000012		
PRS_SBR	= 0000000C		
PRS_SID_TYP780	= 00000001		
PRS_TBIS	= 0000003A		
PRIS_IOCOM	= 00000001		
PRTSC_UW	= 00000004		
PTES\$-PROT	= 00000004		
PTESV_PROT	= 0000001B		
QUEUE_PKT_AST	0000052B	R	03
REGDUMP	000005F0	R	03
REQ_COMPLETE	0000049C	R	03
SCH\$GL_PCBVEC	*****	X	03
SCH\$POSTEF	*****	X	03
SCH\$QAST	*****	X	03
SIZ...	= 00000001		
SS\$-ABORT	= 0000002C		
SS\$-ACCVIO	= 0000000C		
SS\$-BADPARAM	= 00000014		
SS\$-BUFNOTALIGN	= 00000324		
SS\$-CTRLERR	= 00000054		
SS\$-DEVACTIVE	= 000002C4		
SS\$-DEVREQERR	= 00000334		
SS\$-EXQUOTA	= 0000001C		
SS\$-INSFMEH	= 00000124		
SS\$-IVBUFLN	= 0000034C		
SS\$-MCNOTVALID	= 0000035C		
SS\$-NORMAL	= 00000001		
SS\$-PARITY	= 000001F4		
SS\$-POWERFAIL	= 00000364		
SS\$-TIMEOUT	= 0000022C		
STARTDATA_FDT	00000146	R	03
STARTIO	00000254	R	03
TIMEOUT	0000046F	R	03
UCBSB_DEVCLASS	= 00000040		
UCBSB_DEVTYPE	= 00000041		
UCBSB_DIPL	= 0000005E		
UCBSB_FIPL	= 0000000B		
UCBSK_SIZE	= 000000AC		
UCBSL_CRB	= 00000024		
UCBSL_DCR	= 000000A0		
UCBSL_DEVCHAR	= 00000038		
UCBSL_DEVDEPEND	= 00000044		
UCBSL_DPC	= 0000009C		
UCBSL_IRP	= 00000058		
UCBSL_SAVDCR	000000A8		
UCBSL_SAVSTATUS	000000A4		

XFDRIVER
Symbol table

- DR32 DRIVER

G 2

16-SEP-1984 00:21:10 VAX/VMS Macro V04-00
5-SEP-1984 00:20:00 [DRIVER.SRC]XFDRIVER.MAR;1

Page 40
(13)

UCBSM_ONLINE	=	00000010		
UCBSM_POWER	=	00000020		
UCBSV_BSY	=	00000008		
UCBSV_POWER	=	00000005		
UCBSM_DEVSTS	=	00000068		
UCBSM_STS	=	00000064		
UCB_M_ABORT	=	00000004		
UCB_M_ADPPWRUP	=	00000001		
UCB_M_DR750	=	00000008		
UCB_M_FKLOCK	=	00000002		
UCB_V_ABORT	=	00000002		
UCB_V_ADPPWRUP	=	00000000		
UCB_V_DR750	=	00000003		
UCB_V_FKLOCK	=	00000001		
UNIT_INIT		00000635	R	03
VASS_BYTE	=	00000009		
VASS_VPN	=	00000015		
VASV_VPN	=	00000009		
VECSL_IDB	=	00000008		
VECSL_UNITINIT	=	00000018		
WAIT		00000450	R	03
XFSDDT		00000000	RG	03
XFSK_CMT_LENGTH	=	00000020		
XFSL_CMT_BBLKSZ	=	00000008		
XFSL_CMT_CBLKAD	=	00000004		
XFSL_CMT_CBLKSZ	=	00000000		
XFSL_CMT_GB1TAD	=	0000001C		
XFSM_IOS_BUSERR	=	08000000		
XFSM_IOS_CIPE	=	40000000		
XFSM_IOS_DDIDIS	=	00000010		
XFSM_IOS_DDIERR	=	00000080		
XFSM_IOS_DIPE	=	80000000		
XFSM_IOS_FREQMT	=	00000200		
XFSM_IOS_INVDDI	=	00000800		
XFSM_IOS_INVPKT	=	00000100		
XFSM_IOS_INVPT	=	00000004		
XFSM_IOS_LENERR	=	00001000		
XFSM_IOS_RDSERR	=	10000000		
XFSM_IOS_RNGERR	=	00000040		
XFSM_IOS_UNQERR	=	00000080		
XFSM_IOS_WCSPE	=	20000000		
XF\$V_CMT_DIPEAB	=	00000001		
XF\$V_CMT_SET RTE	=	00000000		
XF\$V_IOS_BUSERR	=	0000001B		
XF\$V_IOS_DDISTS	=	00000010		
XF\$V_IOS_RDSERR	=	0000001C		
XF\$V_IOS_WCSPE	=	0000001D		
XF_END		00000698	R	03

! Psect synopsis !

PSECT name	Allocation	PSECT No.	Attributes																	
ABS	00000000 (0.)	00 (0.)	NOPIC	USR	CON	ABS	LCL	NOSHR	NOEXE	NORD	NOWRT	NOVEC	BYTE							
SABSS	00000424 (1060.)	01 (1.)	NOPIC	USR	CON	ABS	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE							
\$\$\$105_PROLOGUE	00000058 (91.)	02 (2.)	NOPIC	USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE							
\$\$\$115_DRIVER	00000698 (1688.)	03 (3.)	NOPIC	USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	LONG							

! Performance indicators !

Phase	Page faults	CPU Time	Elapsed Time
Initialization	33	00:00:00.02	00:00:01.94
Command processing	105	00:00:00.34	00:00:05.57
Pass 1	627	00:00:19.10	00:01:08.84
Symbol table sort	0	00:00:02.83	00:00:09.04
Pass 2	290	00:00:04.26	00:00:16.90
Symbol table output	34	00:00:00.17	00:00:00.62
Psect synopsis output	2	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	1093	00:00:26.75	00:01:42.93

The working set limit was 2400 pages.
159143 bytes (311 pages) of virtual memory were used to buffer the intermediate code.
There were 140 pages of symbol table space allocated to hold 2605 non-local and 65 local symbols.
1703 source lines were read in Pass 1, producing 20 object records in Pass 2.
60 pages of virtual memory were used to define 56 macros.

! Macro library statistics !

Macro library name	Macros defined
_\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	40
_\$255\$DUA28:[SYS.LIB]STARLET.MLB;2	11
TOTALS (all libraries)	51


2870 GETs were required to define 51 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$:XFDRIVER/OBJ=OBJ\$:XFDRIVER MSRC\$:XFDRIVER/UPDATE=(ENH\$:XFDRIVER)+EXECMLS/LIB

0119 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY



0120 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130
131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150
151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170
171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190
191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210
211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230
231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250
251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270
271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290
291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310
311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330
331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350
351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370
371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390
391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410
411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430
431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450
451	452	453	454	455	456	457	458	459	460	461	462	463	464	465	466	467	468	469	470
471	472	473	474	475	476	477	478	479	480	481	482	483	484	485	486	487	488	489	490
491	492	493	494	495	496	497	498	499	500	501	502	503	504	505	506	507	508	509	510
511	512	513	514	515	516	517	518	519	520	521	522	523	524	525	526	527	528	529	530
531	532	533	534	535	536	537	538	539	540	541	542	543	544	545	546	547	548	549	550
551	552	553	554	555	556	557	558	559	560	561	562	563	564	565	566	567	568	569	570
571	572	573	574	575	576	577	578	579	580	581	582	583	584	585	586	587	588	589	590
591	592	593	594	595	596	597	598	599	600	601	602	603	604	605	606	607	608	609	610
611	612	613	614	615	616	617	618	619	620	621	622	623	624	625	626	627	628	629	630
631	632	633	634	635	636	637	638	639	640	641	642	643	644	645	646	647	648	649	650
651	652	653	654	655	656	657	658	659	660	661	662	663	664	665	666	667	668	669	670
671	672	673	674	675	676	677	678	679	680	681	682	683	684	685	686	687	688	689	690
691	692	693	694	695	696	697	698	699	700	701	702	703	704	705	706	707	708	709	710
711	712	713	714	715	716	717	718	719	720	721	722	723	724	725	726	727	728	729	730
731	732	733	734	735	736	737	738	739	740	741	742	743	744	745	746	747	748	749	750
751	752	753	754	755	756	757	758	759	760	761	762	763	764	765	766	767	768	769	770
771	772	773	774	775	776	777	778	779	780	781	782	783	784	785	786	787	788	789	790
791	792	793	794	795	796	797	798	799	800	801	802	803	804	805	806	807	808	809	810
811	812	813	814	815	816	817	818	819	820	821	822	823	824	825	826	827	828	829	830
831	832	833	834	835	836	837	838	839	840	841	842	843	844	845	846	847	848	849	850
851	852	853	854	855	856	857	858	859	860	861	862	863	864	865	866	867	868	869	870
871	872	873	874	875	876	877	878	879	880	881	882	883	884	885	886	887	888	889	890
891	892	893	894	895	896	897	898	899	900	901	902	903	904	905	906	907	908	909	910
911	912	913	914	915	916	917	918	919	920	921	922	923	924	925	926	927	928	929	930
931	932	933	934	935	936	937	938	939	940	941	942	943	944	945	946	947	948	949	950
951	952	953	954	955	956	957	958	959	960	961	962	963	964	965	966	967	968	969	970
971	972	973	974	975	976	977	978	979	980	981	982	983	984	985	986	987	988	989	990
991	992	993	994	995	996	997	998	999	1000	1001	1002	1003	1004	1005	1006	1007	1008	1009	1010